Assistant Commissioner for Patents Washington, D.C. 20231

In re: Patent Appln. USSN: 09/841,505 Filed: April 24, 2001 Action Day:

Oct 29, 2004

Title: CMOS tapered gate and synthesis method

Inventor(s): Brian W. Curran et al.

Examiner: Magid Y Dimyan Group Art: 5674

Attorney Docket No.: P09-2000-0107US1

Attorney/Agent: Lynn L. Augspurger, Reg. No.: 24,227 Deposit Acct: 09-0463

Dear Sir:

State of New York County of Dutchess

Affidavit under 37 CFR 1.131

The undersigned Lisa Bryant Lacey before the designated Notary Public declare that the following facts applicable to the above application are true:

That appended code illustrates script that is taken from a file kept in the ordinary course of business at International Business Machines Corporation and printed to correctly illustrate the script which we inventors created and which the undersigned Lisa Bryant Lacey wrote in 1995 to implement the inventions described and claimed in U.S. Serial No. 09/841,505 filed April 24, 2001 entitled "CMOS tapered gate and synthesis method" which was used by Yiu Hing Chan and others at International Business Machines Corporation for synthesis of a working device for testing and proving that the process claimed worked for the intended purpose in 1999 and prior to April, 2001.

Furthermore, the undersigned has also appended hereto an abstract sheet taken from the log showing the use by Yiu Hing Chan documenting 1999 calls to the appended code script which were used for the synthesis method claimed in our patent application which we signed as the the completed patent application filed with the US Patent and Trademark Office in March, 2001 describing and claiming the process implemented by the appended code script. In addition Lisa Bryant Lacey made the an added comment in the log appended to the affidavit of Yiu Hing Chan pointing out the invocation of the TAPERED code of the invention in the file made in order to allow focus on that invocation by a reader of the log.

I make this declaration of facts before the undersigned Notary Public for presentation as proof under 37 CFR 1.131 because the reference to "Hwang" mentioned in the first official action regarding this application of which reference the undersigned Brian W. Curran was an author was made and published after our invention was conceived and reduced to practice.

Sworn to and subscribed before me a Notary Public, in the town of poughkeepsie, county of Dutchess, State of New York on this day of February 2005

Lisa Bryant Lacey

Yaxala V Lyn Sandra/Kilmer

Notary Public

Dutchess County New York

SANDRA LYN KILMER Notary Public, State of New York No. 5562885

Qualified in Dutchess County Commission Expires 40, 200 6

This Page Blank (uspto)

Assistant Commissioner for Patents Washington, D.C. 20231

In re: Patent Appln. USSN: 09/841,505 Filed: April 24, 2001 Action Day:

Oct 29, 2004

Title: CMOS tapered gate and synthesis method

Inventor(s): Brian W. Curran et al.

Examiner: Magid Y Dimyan Group Art: 5674

Attorney Docket No.: PO9-2000-0107US1

Attorney/Agent: Lynn L. Augspurger, Reg. No.: 24,227 Deposit Acct: 09-0463

Dear Sir:

State of New York County of Dutchess

Affidavit under 37 CFR 1.131

The undersigned Brian W. Curran before the designated Notary Public declare that the following facts applicable to the above application are true:

That appended code illustrates script that is taken from a file kept in the ordinary course of business at International Business Machines Corporation and printed to correctly illustrate the script which we inventors created and which the undersigned Lisa Bryant Lacey wrote in 1995 to implement the inventions described and claimed in U.S. Serial No. 09/841,505 filed April 24, 2001 entitled "CMOS tapered gate and synthesis method" which was used by Yiu Hing Chan and others at International Business Machines Corporation for synthesis of a working device for testing and proving that the process claimed worked for the intended purpose in 1999 and prior to April, 2001.

Furthermore, the undersigned has also appended hereto an abstract sheet taken from the log showing the use by Yiu Hing Chan documenting 1999 calls to the appended code script which were used for the synthesis method claimed in our patent application which we signed as the the completed patent application filed with the US Patent and Trademark Office in March, 2001 describing and claiming the process implemented by the appended code script. In addition Lisa Bryant Lacey made the an added comment in the log appended to the affidavit of Yiu Hing Chan pointing out the invocation of the TAPERED code of the invention in the file made in order to allow focus on that invocation by a reader of the log.

I make this declaration of facts before the undersigned Notary Public for presentation as proof under 37 CFR 1.131 because the reference to "Hwang" mentioned in the first official action regarding this application of which reference the undersigned Brian W. Curran was an author was made and published after our invention was conceived and reduced to practice.

Sworn to and subscribed before me a Notary Public, in the town of Poughkeepsie, county of Dutchess, State of New York on this day of

February 2005.

Brian W. Curran

Patricia L. Cramer

Notary Public

Dutches County, New York

PATRICIA L. CRAIVIER
Notary Public, State of New York
No. 4527213
Qualified in Dutchess County

Qualified in Dutchess County Commission Expires 8 31 3000

eries establica de la companya de l La companya de la co

This Page Blank (uspto)

```
# Licensed Materials - Property of IBM - RESTRICTED MATERIALS OF IBM
# IBM Confidential - OCO Source Materials
# 5765-802 (C) Copyright IBM Corp. 1996 All Rights Reserved
# US Government Users Restricted Rights - Use, duplication or disclosure
# restricted by GSA ADP Schedule Contract with IBM Corp
# The source code for this program is not published or otherwise divested
# of its trade secrets, irrespective of what has been deposited within
# the U.S. Copyright Office.
#
#
#
   NAME:
#
#
     tcl/late time.tcl, BooleDozer, bdz-4.1 1.8 9/18/98 15:38:46
#
#
   AUTHOR / REVIEWER:
#
#
     Michael Kazda
#
   DESCRIPTION:
#
#
#
     Late timing correction Scenario
#
#
   MODIFICATIONS:
#
             UserID Remark (newest to oldest)
#
     Date
#
#
     05/24/99 fvg
                     added cycle_steal 11 places. Saved dated backup
                    per dkung, num_clusters from (4) to (16) in lowvt
#
     04/15/99 lbl
     09/18/98 kazda rename interlude due to collision
#
     06/18/98 kazda removed WORST from bufmatch, fanmatch
#
                removed NO_VIOLATIONS from faninv
#
     06/15/98 kazda added gain-based/window repowering
#
# 03/26/98 raze str_parm not ued correctly.
# 02/23/98 kazda added progress metering
# 02/16/98 kazda reset to parm offset to zero on exit
  11/19/97 raze syntax error, invalid command substitution
   06/27/97 - MAK - Correct randsim query before invoking
   06/16/97 - MAK - Added final fanout correction after dinv to correct
#
             any violations introduced by dinv or onebuff
             Correct delay_synlimit for medium in various places.
   05/30/97 DJG Added checksrc to beginning of scenario
#
   03/27/97 DJG Added INFO_ONLY flag to first checkfan call so as
             not to set the error level.
   02/20/97 HC Added reset_timing.
  11/01/96 CKH Replacing noncritcal repower option LOWEST with
             LOWEST NOT EQUAL, which seems to give a big speedup
   03/05/96 DJG Try to get some statistics
   11/08/95 - NDH - Based upon debugging by Andy, always use fastrpwr()
             instead of quick(repower) initialy.
  10/17/95 - NDH - Added tpushb() and tsteal() to main restructuring loop.
```

```
08/30/95 - NDH - Added randsim query before doing actual check
   08/16/95 - DJG - Added sweep after delBufClks
   07/28/95 - DSK - Added calls to Tony's tempBufClks and delBufClks when
             delay_lim >=4 and ! dont_bufclks
   07/26/95 - NDH - Added tc_parm( CHK_SINKSLEW( X ) ) where X="N" when
#
             we set slew prop to false and X="Y" when we set
#
             slew prop to true. This will ensure that we
#
             accurately measure slew times for fanout correction.
   6/14/95 - DJG - Removed args to late_area.scn it doesn't seem to
#
#
             take any anymore.
#
   1/10/95 - DJG - Added checkfan call right before SLEW calculation
#
             turned on.
  11/07/94 - LNR - Quit if technology is XC4000 or XC3000 or QSV
#
#
   10/04/94 - Chao- Added final slew correction with LTOR order.
   08/31/94 - DJG - Change ATTEMPS to 0 in two places for final legal
             fanout correction. 0 is infinite number of tries.
#
   02/17/94 - DJG - Changed to ! new_assert so users will not see change
#
             unless they want it.
  02/07/94 - RLK - Changed call to assert(SLEW/NOSLEW) to set_slew_prop
#
#
             unless is_parm("old_assert") is true.
  10/20/93 - DJG - remove traceset before trulegen
  09/15/93 - JRK - Added chkbuff before the last checkfan
proc late_time {use_sink_limit use_cap_limit args} {
  set delayEffort [get_default_delay_synlimit]
  set areaEffort [get_default synlimit]
  # initialize some variables here
  set gain_based 0
  set args_num [llength $args]
  # run through the extra argumentes for late timing correction
  for { set i 0 } { $i < $args_num } { incr i } {
    set arg [findex $args [expr $i]]
    switch -regexp -- $arg {
       -gain.*
                     { set gain_based 1 }
       default
                     { error "Parameter not recognized" ?$arg?; }
    }
 }
  echo "In David's Exp. Timing Opt Scenario"
  checkfan
  if ($gain_based) {
    echo "Gain-based Late Time"
    lx_progress_update 0 "Gain-based Late Timing Correction..."
 } else {
    echo "Standard Late Time"
    lx_progress_update 0 "Late Timing Correction..."
 echo "Delay Effort = $delayEffort"
 echo "Area Effort = $areaEffort"
  #cputime
  #set the trace level to HOWMANY
```

```
#traceset "syntrace HOWMANY"
 echo "initialize window repower"
 if {$CTE::use tapered} {
    hide_tapered -clear
 if {$CTE::use_lowvt} {
    hide_lowvt -clear
 init_gain_based_repower "REPOWER_INTERVAL(8)"
 # Check if there are any rules to unhide
 set unhidden [str_parm "unhide_rules"]
 if { [string compare $unhidden ""] != 0 } {
    unhide rules $unhidden
 }
  #hide xpansion defs
 hide_def_with_view "XPANDVIEW,SRULE"
  #clear all hidden flags created by the synthesis process
  syn_hide_boxes_clear
  copy_hide
  #traceset "syntrace NOTRACE"
  trulegen
  traceset "syntrace HOWMANY"
  # set the max fanout value if one is in the parm file
  setmaxfanout
  # set the max number of icells this design can grow to
  set maxarea
  #clear all hidden mapping flags
  nextbox "syn_hide_set(!HIDE_DOMINANT)"
  #do interlude timing measurements
  It interlude
  checksrc
  #set timing mode to NOSLEW
  if {! [is_parm "new_assert"]} {
    assert "NOSLEW"
  } else {
    set slew_prop "OFF"
    tc_parm "CHK_SINKSLEW(N)"
  #initial timing parameter set up
  tc_parm "PINTYPE(OUTPUT_PIN),OFFSET(0)
MARGIN(0), ATTEMPTS(1), ITERATIONS(1), FUZZY(.01), MAX_CRIT(32)"
  if {[info exists env(LOW_POWER)]} {
    tc_parm "USE_POWER,BENEFIT_UNITS(0)"
  } else {
```

```
tc_parm "USE_AREA,BENEFIT_UNITS(0)"
   }
   #if delay limit 0 then simply return
   if {$delayEffort <= 0} {
     return
   # Buffer clock nets to improve run time!
                                                 ADD 19Dec94
   if {! [is_parm "dont_bufclks"] } {
      nextbox "tempBufClks"
 # }
   measure
   tc_parm "SLEW_LIM(100)"
   if {$use_sink_limit > 0} {
     tc_parm "SINK_LIM(100)"
   if \{ se_{cap\_limit} > 0 \} 
     tc_parm "CAP_LIM(100)"
   if [info exists CTE::cycle_steal] {
   cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
   techredund "EQNVIEW"
   simple_map
   critical "repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
   #checkfan
  write_end_point_report -points 3 -paths 1
# write_comprehensive_report -file "bpaths.rpt" -detail -audit
  traceset "repower_paths HOWMANY"
  #traceset "syntrace DEBUG"
  #traceset "init_gain_based_repower WHEREWHAT"
  tc_parm "MARGIN(10000000)"
  repower_paths "FUZZY(0.02)"
  write_end_point_report -points 3 -paths 1
  #quit:
  #tapered critical
  measure
  lx_progress_update 3 "Initial Logic Cleanup..."
  #initialize cleanup of logic
# tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),OFFSET(-1000)"
# quick "onebuff(SCORE(ALL),NO_VIOLATIONS),dinv(SCORE(ALL),NO_VIOLATIONS)"
  measure
  quick "tcte(SCORE(ALL),NO_VIOLATIONS)"
  measure
```

```
if {$use_sink_limit > 0} {
    tc_parm "SINK_LIM(200)"
 if {$use_cap_limit > 0} {
    tc_parm "CAP_LIM(200)"
 #set capacitance and sink limits
 if {$use_sink_limit > 0} {
    tc_parm "SINK_LIM(100)"
 if {$use_cap_limit > 0} {
    tc_parm "CAP_LIM(100)"
 Ix_progress_update 5 "Initial Pin Swapping..."
 if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
 }
  #initial pin swapping
  fanmatch "ESTIMATED, SORT, ONE_LEVEL"
  measure
  treematch "ESTIMATED,TWO_LEVEL,NO_VIOLATIONS"
  measure
  pad_pos
  load_xrule -file "/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/bscc8.xrule"
  nextbox "synexpand(XPANDVIEW)"
  measure
  write_end_point_report -points 3 -paths 1
  if {$delayEffort >= 4 && $areaEffort <= 6} {
    Ix progress update 41 "Expand AO and merge..."
    #perform an initial expand AO and merge
    add_r_off
    tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
"texpand(SCORE(ALL),PUSH,SORT_PINS,NO_PRIMITIVES,WORST,SIMILAR,VIEW(TRULE_BASE_A
UTOGEN),NO_VIOLATIONS)"
    add_r_off
    tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
    quick "texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, WORST
,VIEW(TRULE_BASE_AUTOGEN)
                                   NO_VIOLATIONS)"
    add_r_off
    tc_parm
```

```
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
     quick
"texpand(SCORE(ALL),PUSH,SORT_PINS,NO_PRIMITIVES,WORST,SIMILAR,VIEW(TRULE_AND_OR
_AUTOGEN)
               ,NO_VIOLATIONS)"
     add_r_off
     tc_parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
    quick "texpand(SCORE(ALL),PUSH,SORT_PINS,NO_PRIMITIVES,WORST
,VIEW(TRULE_AND_OR_AUTOGEN)
                                    ,NO_VIOLATIONS)"
    add_r_off
    tc_parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
    quick "tmerge(SCORE(ALL),ORD2,SORT_PINS,NO_VIOLATIONS)"
  }
  if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write_end_point_report -points 3 -paths 1
  lx_progress_update 131 "Powerup..."
  measure
  critical
"repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED, REPOWER(EXTERNAL)), faninv(LIMITED, REPOWER(EXTERNAL))"
  nextbox "synexpand(XPANDVIEW)"
  measure
  if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write_end_point_report -points 3 -paths 1
  echo "Finished initial power up"
  # write_end_point_report -points 3 -paths 1
    checkfan
 lx_progress_update 279 "Pin swapping..."
 #swap pins after repowering
 fanmatch "ACTUAL,ONE_LEVEL,NO_VIOLATIONS"
 lx_progress_update 301 "Powering up critical path..."
 #initial powerup
 add_r off
 if {$delayEffort >= 7} {
```

```
tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RANK(5)"
  } else {
    tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1)
  while {1} {
    reset_critical_slack_limit
    repower paths "FUZZY(0.02)"
    critical "repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
    if {[compare_critical_slack_limit] == 0} {
      break
    }
  }
  if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write end point report -points 3 -paths 1
  if {$delayEffort >= 5} {
    tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
    if {! ([has dual rail children "NAND"] ||
    [has dual rail children "NOR"])} {
      #nextbox "tt2lev(TIMING,TECH,CRITICAL,PATTERN_LIMIT(4),FANOUT_LIMIT(1))"
      lx progress update 301 "Recovering and Kernel Factoring..."
      # find recovering from two level boxes
      nextbox "findtt(TWO_LEVEL,BOX(2),LIMITED)"
      nextbox "findtt(TWO_LEVEL,BOX(3),LIMITED)"
      if {$areaEffort >= 7} {
        nextbox "findtt(TWO_LEVEL,BOX(4),LIMITED)"
        nextbox "findtt(TWO_LEVEL,BOX(5),LIMITED)"
      nextbox "tkern"
      add_r_off
      tc_parm
"WEIGHTED BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
      nextbox "powerize"
      quick "trecover(SCORE(ALL),RE_POWER,INC,SORT_PINS,NO1FAN,NO_VIOLATIONS)"
    }
    if {$delayEffort >= 7 && $areaEffort <= 6} {
      add r off
      tc parm
"WEIGHTED BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
      quick "texpand(SCORE(ALL).RE POWER.INC.PUSH.SORT PINS.
WORST, SIMILAR, VIEW (TRULE_BASE_AUTOGEN), NO_VIOLATIONS)"
      add_r_off
      tc_parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
```

```
quick "texpand(SCORE(ALL),RE_POWER,INC,PUSH,SORT_PINS,
                                                                       WORST,
VIEW(TRULE_BASE_AUTOGEN),NO_VIOLATIONS)"
       add_r_off
       tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
       quick "texpand(SCORE(ALL),RE_POWER,INC,PUSH,SORT_PINS,
WORST, SIMILAR, VIEW (TRULE_AND_OR_AUTOGEN), NO_VIOLATIONS)"
      add_r_off
      tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
      quick "texpand(SCORE(ALL),RE_POWER,INC,PUSH,SORT_PINS,
                                                                       WORST.
VIEW(TRULE_AND_OR_AUTOGEN),NO_VIOLATIONS)"
      add r off
      tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
      quick "tmerge(SCORE(ALL),RE_POWER,INC,ORD2,SORT_PINS,WORST,NO_VIOLATIONS)"
    }
  }
  measure
  critical
"repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED, REPOWER(EXTERNAL)), faninv(LIMITED, REPOWER(EXTERNAL))"
  nextbox "synexpand(XPANDVIEW)"
  measure
  if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write_end_point_report -points 3 -paths 1
  lx_progress_update 667 "Pin Swapping..."
  #swap pins in trees
  treematch "ACTUAL ,TWO_LEVEL,NO_VIOLATIONS"
  #swap pins on box
  fanmatch "ACTUAL ,ONE_LEVEL,NO_VIOLATIONS"
 lx_progress_update 690 "Powerup..."
  #more powerup
 add_r_off
 if {$delayEffort >= 7} {
   tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,RANK(5)"
 } else {
   tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED
 while {1} {
   reset_critical_slack_limit
   repower_paths "FUZZY(0.02)"
   critical "repower(SCORE(ALL),INC,NO_VIOLATIONS),
```

```
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
    if {[compare critical slack limit] == 0} {
      break
    }
  }
  for \{ set i 0 \} \{ si < 8 \} \{ incr i \} \{ si < 8 \} \}
    if {[syntrace] >= 10} {
      It_interlude
    }
    echo "inside loop"
    measure
    write_end_point_report -points 3 -paths 1
    reset_critical_slack_limit
    #run all timing correction transforms under critical
    add r off
    if {$delayEffort >= 8} {
      tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RANK(5
),DEFAULT_POWER_SCORE(ALL)"
    } else {
      tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),
DEFAULT POWER SCORE(ALL)"
    }
    hide all -no clear
    hide nominal optbeta -clear
    scritflow "trestructure_tree( MAX_INPUTS( 16 ) MAX_DECOMPOSE( 4 ) SORT_PINS
CHECK_INPUTS MIN_INPUTS(2))"
    hide nominal -clear
    if {$CTE::use_tapered} {
      hide tapered -clear
    if {$CTE::use_lowvt} {
      hide_lowvt -clear
    #do critical path analysis of all structural transforms
    critical "tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)"
    critical "tsteal(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, UP, NO_VIOLATIONS)"
    critical "tpushl(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS)"
    critical "tpushr(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS)"
    critical "tpushb(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,NO_VIOLATIONS)"
    critical "texpand(SCORE(ALL).PUSH.RE POWER.FASTEST.SORT PINS.SIMILAR.\
         VIEW(TRULE_BASE_AUTOGEN),NO_VIOLATIONS)"
    critical
"texpand(SCORE(ALL), PUSH, COMPLEMENT, RE_POWER, FASTEST, SORT_PINS. SIMILAR.\
         VIEW(TRULE_BASE_AUTOGEN),NO_VIOLATIONS)"
    critical "texpao(SCORE(ALL), PUSH, RE POWER, FASTEST, SORT_PINS, NO_VIOLATIONS)"
    critical "tbmove(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, MULTIPLE_CRITICAL, \
         INVERTC, CLONE, NO_VIOLATIONS)"
     critical "tsteal(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,DOWN,NO_VIOLATIONS)"
```

```
critical
 "tswap(SCORE(ALL),ACTUAL,ORD2,NO_VIOLATIONS),tncube(SCORE(ALL),NO_VIOLATIONS)"
     repower_paths "FUZZY(0.02)"
     repower_paths "FUZZY(0.02), SIMULTANEOUS_REPOWER"
     critical "repower(SCORE(ALL),FASTEST,NO_VIOLATIONS),
 repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
     critical "clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS)"
     critical "onebuff(SCORE(ALL),RE_POWER,FASTEST,NO_VIOLATIONS),\
         dinv(SCORE(ALL),RE_POWER,FASTEST,NO_VIOLATIONS)"
     critical "tcte(SCORE(ALL),RE_POWER,FASTEST,NO_VIOLATIONS)"
     critical "speedreg(RE_POWER),absrbreg()"
     noncritical "speedreg(RE_POWER),absrbreg()"
     hide_all -no_clear
     hide_nominal_optbeta -clear
     scritflow "trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMPOSE( 4 ) SORT_PINS
CHECK_INPUTS MIN_INPUTS(2))"
    hide_nominal -clear
    if {$CTE::use_tapered} {
      hide_tapered -clear
    if {$CTE::use_lowvt} {
      hide lowvt -clear
    if {[compare_critical_slack_limit] == 0} {
      #lower repower books
      if {$delayEffort <= 3 || $areaEffort >= 4} {
        tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFFSET(0)"
        noncritical "repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLATIONS)"
      } else {
        tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFFSET(0)"
        noncritical "repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLATIONS)"
      tc_parm "MARGIN(10000000)"
      fanmatch "ACTUAL ,ONE_LEVEL,NO_VIOLATIONS"
      tc_parm "OFFSET(0)"
      tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED"
      tc_parm "REGALL"
      repower_paths "FUZZY(0.02)"
      critical "repower(SCORÈ(ALL ), FASTEST , NO_VIOLATIONS),
repower(SCORE(ALL),FASTEST,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
      if {[compare_critical_slack_limit] == 0} {
        break
      }
    }
 }
 measure
```

critical

```
"repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom (LIMITED, REPOWER (EXTERNAL)), faninv (LIMITED, REPOWER (EXTERNAL))
  nextbox "synexpand(XPANDVIEW)"
  measure
  repower_paths "FUZZY(0.02)"
  critical "repower(SCORE(ALL), FASTEST , NO VIOLATIONS),
repower(SCORE(ALL),FASTEST,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
  if [info exists CTE::cycle steal] {
  cycle steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write_end_point_report -points 3 -paths 1
  #do interlude timing measurements
  lt_interlude
  lx_progress_update 1916 "Powering down noncritical paths..."
  #lower repower books
  if {$delayEffort <= 3 || $areaEffort >= 4} {
    tc parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFFSET(0)"
    noncritical "repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLATIONS)"
    tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFFSET(0)"
    noncritical "repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLATIONS)"
  tc_parm "MARGIN(1000000)"
  lx_progress_update 1919 "Pin Swapping..."
  #pin swapping
  bufmatch "ESTIMATED,TWO LEVEL,NO VIOLATIONS"
  fanmatch "ACTUAL ,ONE_LEVEL,NO_VIOLATIONS"
  #fix dual rail boxes, swap pins and repower
  if {$delayEffort >= 4} {
    add r off
    tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
    if {!$gain_based} {
      quick "tdual_correct(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)"
    #swap pins and repowering
    if ($gain based) {
      tc_parm "BENEFIT_UNITS(10)"
    tc parm "OFFSET(0)"
    tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED"
    while {1} {
      reset_critical_slack_limit
      critical "tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS)"
      tc parm "REGALL"
      repower_paths "FUZZY(0.02)"
```

- 7

```
critical "repower(SCORE(ALL),INC ,NO_VIOLATIONS),
   repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
                      if {[compare_critical_slack_limit] == 0) {
                            break
                      }
               if ($gain_based) {
                      tc_parm "BENEFIT_UNITS(0)"
         }
         #checkfan
         write_end_point_report -points 3 -paths 1
         #check that the network has legal connections
         nextbox "chklegal"
         nextnet "chklegal"
         #reduce area if possible
        late_area
        #checkfan
        if [info exists CTE::cycle_steal] {
        cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
        write_end_point_report -points 3 -paths 1
        lx_progress_update 1977 "Checking violations..."
        # check before turning on SLEW propigation
        #checkfan "INFO_ONLY"
        #set timing mode to SLEW
       if {! [is_parm "new_assert"]} {
              assert "SLEW"
       } else {
              set_slew_prop "ON"
             tc_parm "CHK_SINKSLEW(Y)"
       tc_parm "SLEW_LIM(100)"
       lx_progress_update 1977 "Correcting violations..."
       #final legal fanout correction
       if {$use_sink_limit > 0} {
             tc_parm "SINK_LIM(100)"
       if {$use_cap_limit > 0} {
             tc_parm "CAP_LIM(100)"
      }
      critical
"repower(SCORE(ALL),INC,NO\_VIOLATIONS), clone(SCORE(ALL),ACTUAL,RE\_POWER,INC,NO\_VIOLATIONS), clone(ALL), clone(ALL),
ATIONS), fantom (LIMITED, REPOWER (EXTERNAL)), faninv (LIMITED, REPOWER (EXTERNAL))"
      nextbox "synexpand(XPANDVIEW)"
      while {1} {
```

```
reset_critical_slack_limit
    critical "tswap(SCORE(ALL), ESTIMATED, TWO_LEVEL, NO_VIOLATIONS)"
    tc_parm "REGALL"
    repower paths "FUZZY(0.02)"
    critical "repower(SCORE(ALL),INC ,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
    if {[compare_critical_slack_limit] == 0} {
      break
    }
  }
  if {$CTE::use tapered} {
    #runs tapering on a critical path
    tapered_critical
  #final swapping and repowering for speed
  if {$delayEffort >= 4} {
    lx_progress_update 1980 "Final Swapping and Repowering..."
    tc_parm "OFFSET(0)"
    tc parm
"WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WEIGHTED,DEFAULT_POWER_SCORE(AL
L)"
    nextbox "tkern"
    nextbox "powerize"
    quick "trecover(SCORE(ALL),RE_POWER,INC,PUSH,SORT_PINS,NO1FAN,NO_VIOLATIONS)"
    while {1} {
       reset critical slack limit
       critical "tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS)"
       tc_parm "REGALL"
       repower_paths "FUZZY(0.02)"
       critical "repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
       if {[compare_critical_slack_limit] == 0} {
         break
       }
    }
  if [info exists CTE::cycle_steal] {
  cycle_steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
     write_end_point_report -points 3 -paths 1
     hide all -no clear
     hide nominal_optbeta -clear
     scritflow "trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMPOSE( 4 ) SORT_PINS
CHECK_INPUTS MIN_INPUTS(2))"
     hide_nominal -clear
     if {$CTE::use_tapered} {
      hide_tapered -clear
     if {$CTE::use_lowvt} {
```

```
hide lowyt-clear
     #run transforms under slew
     tc_parm "OFFSET(0)"
     tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1)"
     critical "texpao(SCORE(ALL),PUSH,RE_POWER,FASTEST,SORT_PINS,NO_VIOLATIONS)"
     if {$delayEffort >= 5} {
       if {$delayEffort >= 8} {
         #run all transforms one last time
         critical "tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS)"
         critical "tshatter(SCORE(ALL),RE_POWER,INC,SORT_PINS,NO_VIOLATIONS)"
         critical
 "tmerge(SCORE(ALL),RE_POWER,INC,ORD2,SORT_PINS,NO_VIOLATIONS),texpand(SCORE(ALL),P
USH,RE_POWER,INC,SORT_PINS,SIMILAR,NO_VIOLATIONS)"
         critical
 "tswap(SCORE(ALL),ACTUAL,ORD2,NO_VIOLATIONS),tncube(SCORE(ALL),NO_VIOLATIONS)"
"onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS),dinv(SCORE(ALL),RE_POWER,INC,NO_VI
OLATIONS)"
         critical "tcte(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)"
         if {0} {
           # fanout correction without apportionment
           qb fancorr 0
         } else {
           critical "repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)),clone(SCORE(ALL),ACTUAL
,RE_POWER,INC,NO_VIOLATIONS)"
         }
         critical "speedreg(RE_POWER),absrbreg()"
         noncritical "speedreg(RE_POWER),absrbreg()"
      } else {
         #get rid of odd books on critical paths
         critical
"texpand(SCORE(ALL),PUSH,RE_POWER,INC,SORT_PINS,SIMILAR,VIEW(TRULE_BASE_AUTOGEN
),NO_VIOLATIONS)"
        tc_parm "REGALL"
         critical "repower(SCORE(ALL),INC,NO_VIOLATIONS)"
      }
    }
    lx_progress_update 2060 "Correcting violations..."
  }
  echo "doing last techredund"
  traceset "syntrace HOWMANY"
  techredund "EQNVIEW"
  simple_map
  critical
"repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED, REPOWER(EXTERNAL)), faninv(LIMITED, REPOWER(EXTERNAL))"
  nextbox "synexpand(XPANDVIEW)"
```

```
#traceset "repower_paths DEBUG"
  while {1} {
    reset critical slack limit
    critical "tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS)"
    tc parm "REGALL"
    repower_paths "FUZZY(0.02)"
    critical "repower(SCORE(ALL),INC ,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
    if {[compare_critical_slack_limit] == 0} {
      break
    }
  }
  #traceset "dinv DEBUG"
  tc parm "SLEW_LIM(120), CAP_LIM(120), SINK_LIM(120)"
onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS),dinv(SCORE(ALL),RE_POWER,INC,NO_VI"
OLATIONS)"
  tc parm "SLEW_LIM(100), CAP_LIM(100), SINK_LIM(100)"
  critical "clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS)"
  #traceset "pushxor DEBUG"
  pushxor "NUM_CLUSTERS(8)"
  #checkfan
  if [info exists CTE::cycle_steal] {
  cycle steal -iterations 30 -epsilon 1 -min_slack 0 -no_verbose
  write_end_point_report -points 3 -paths 1
  Ix progress update 2061 "Removing unnecessary buffers..."
  #removal of buffers with one fanout
  if {$delayEffort <= 3 || $areaEffort >= 4} {
    tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFFSET(0)"
    noncritical "onebuff(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_VIOLATIONS)"
    noncritical "dinv(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_VIOLATIONS)"
  } else {
    tc parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFFSET(0)"
    noncritical "onebuff(SCORE(ALL), RE POWER, LOWEST, WORST, NO_VIOLATIONS)"
    noncritical "dinv(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_VIOLATIONS)"
  }
  lx_progress_update 2061 "Correcting violations..."
  #checkfan
  write_end_point_report -points 3 -paths 1
  if {$CTE::use tapered} {
    #runs lowvt on a critical path
    lowvt_critical
  if {$CTE::use_tapered} {
```

```
#runs tapering on a critical path
    tapered_critical
  }
  if {$CTE::use_tapered} {
    #runs lowvt on a critical path
    lowvt_critical
  }
  write_end_point_report -points 3 -paths 1
  #traceset "repower_paths DEBUG"
  critical "clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS)"
  while {1} {
     reset_critical_slack_limit
    critical "tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS)"
    tc_parm "REGALL"
    repower_paths "FUZZY(0.02), SIMULTANEOUS_REPOWER"
    repower_paths "FUZZY(0.02)"
    critical "repower(SCORE(ALL),INC ,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA))"
    if {[compare_critical_slack_limit] == 0) {
      break
    }
  if {$CTE::use_tapered} {
    #runs lowvt on a critical path
   lowvt_critical
 }
 if [info exists CTE::cycle_steal] {
 cycle_steal -iterations 30 -epsilon 1 -no_verbose
 write_end_point_report -points 3 -paths 1
 #make sure you get rid of double buffers
 chkbuff
 #compute the number of inverters following IOPADs and REGs
 dualcnt "REG"
 dualent "IOPAD"
 #check that the network has legal connections
 dual_rail_to_single_rail
 nextbox "chklegal"
 nextnet "chklegal"
 #check that network has no anomolies
 checksrc
 #find double buffers
 nextbox "dbuff()"
 reset_timing
```

```
#check fanout
  checkfan
                                                                t
  # Remove clock buffers added at the top of this scenario.
                                                               ADD 19Dec94
  if {! [is_parm "dont_bufclks"]} {
     nextbox "delBufClks"
#
     sweep "1"
#
# }
  lx_progress_update 2068 "Measuring..."
  #do measure
  measure
  #do final interlude timing measurements
  slackhist
  prtdelay
  lt_interlude
  #run randsim
  if {[randsim "q"] != 0} {
    randsim "c"
  }
  ##cputime
  # Try to get some statistics
  good_names
}
# Add Relative Offset
proc add_r_off {} {
  # switch to relative offset depending on synlimit
  switch -regexp [get_default_delay_synlimit] {
     [0-3] { tc_parm "RELATIVE_OFFSET(100)" }
     [4-6] { tc_parm "OFFSET(0)" }
     [7-9] { tc_parm "OFFSET(-0.01)" }
     default { tc_parm "OFFSET(0)" }
  }
}
# Timing Interlude Scenario
proc It_interlude {} {
 #cputime
 #print the worst slack report
 write_end_point_report -points 10
 #check fanout correction
 #checkfan();
 #do measure
 measure
 #check the random simulator
```

```
if {[randsim "q"] != 0} {
  randsim "c"
                                   į.
 }
}
proc gb_fancorr {apportion} {
 echo "Gain-based fanout correction apportion=$apportion"
 assign_wire_cap
 checksrc
 randsim "c"
 if ($apportion) {
#ALLISPECIAL
  gb_apportion_fanouts "SCALE_INCR(0.6), MIN_BOX_SCALE(0.010), SLACK_TARGET(0.02),
ACC_FACTOR(3.0), USE_INV"
 } else {
#ALLISPECIAL
  gb_apportion_fanouts "SCALE_INCR(0.6), NO_APPORTION, MIN_BOX_SCALE(0.010),
SLACK_TARGET(0.02), ACC_FACTOR(3.0), USE INV"
 }
 checksrc
 assign_wire_cap
 randsim "c"
# write_end_point_report -points 1
 gb_buffer_tree "GAIN_INCR(0.2), CHECK, LOAD_FRAC(0.6), UPPER_GAIN(6.0),
NUM_SLACK_INCR(4), USE_INV"
 checksrc
 nextbox "printbox"
 write_comprehensive_report
 assign_wire_cap
 randsim "c"
# measure ""
# Tapering the cells
proc tapered_critical {} {
 for \{ set i 0 \} \{ si < 20 \} \{ incr i \} \{ si < 20 \} 
  reset_critical_slack_limit
  quick
        "tswap(SCORE(ALL),ACTUAL,ONE_LEVEL)"
  tc_parm "WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RANK(5)"
  critical "repower(SCORE(ALL), REPOWER_GROUP(TAPERED, TAPERED_PIN_SWAP)"
  critical "repower(SCORE(ALL),NO_VIOLATIONS)"
  critical "repower(SCORE(ALL),NO_VIOLATIONS,REPOWER_GROUP(BETA))"
  tc_parm "MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFFSET(0)"
  noncritical "repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLATIONS)"
  tc_parm "MARGIN(10000000)"
  if {[compare_critical_slack_limit] == 0} {
```

```
break
  }
                                                                    ij
 }
}
# Lowvt conversion of cells
proc lowvt_critical {} {
   #traceset "repower_paths DEBUG"
  for {set i 0 } {$i < 10} {incr i} {
reset_critical_slack_limit
   write_end_point_report -points 5;
  repower_paths "FUZZY(0.02), LOWVT, NUM_CLUSTERS(16)"
   write_end_point_report -points 5;
   if {[compare_critical_slack_limit] == 0} {
    break
  }
 }
 traceset "repower_paths HOWMANY"
}
```

This Page Blank (uspto)

Be it known that in connection with my accompanying affidavit and log file appended to an affidavit of Yu-Hing Chan, I, Lisa Bryant Lacey, retrieved the following lines of information, to help clarify. I added a comment in the log "*****POU92000-0107US1***** code invocation" that should the reader of these pages.

*****POU92000-0107US1***** code invocation

[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000

> critical

repower(SCORE(ALL), REPOWER_GROUP(TAPERED), TAPER...

critical(repower(SCORE(ALL), REPOWER_GROUP(TAPERED), TAPERED_PIN_SWAP)
);

-1865.06 Avg: -167.73

maximum area for proto box IDCDSUC is 4606

repower: setting SCORE option to ALL.

repower: setting TAPERED_PIN_SWAP option.

Also, to document the date, note that the log maintains the date when run

*****POU92000-0107US1***** code invocation date

Sun Apr 18 21:58:17 1999

Part : IDCDSUC

Lisa Bryant Lacey

Sworn to an subscribed before me, this 23 day of February, 2005

At Poughkeepsie, New York.

Sandra Kilmer, Notary Public, Dutchess County, New York

LYN

SANDRA LYN KILMER Notary Public, State of New York No. 5562885

Qualified in Dutchess County Commission Expires 20, 2006

Assistant Commissioner for Patents Washington, D.C. 20231

In re: Patent Appln. USSN: 09/841,505 Filed: April 24, 2001 Action Day:

Oct 29, 2004

Title: CMOS tapered gate and synthesis method

Inventor(s): Brian W. Curran et al.

Examiner: Magid Y Dimyan Group Art: 5674

Attorney Docket No.: PO9-2000-0107US1

Attorney/Agent: Lynn L. Augspurger, Reg. No.: 24,227 Deposit Acct: 09-0463

Dear Sir:

State of New York County of Dutchess

Corroborating Affidavit under 37 CFR 1.131

1

The undersigned Yiu Hing Chan before the designated Notary Public declare that the following facts applicable to the above application are true:

That I am a design engineer for International Business Machines Corporation and that the appended log printed from a log of work showing me using a tool which I used in 1999 when I was employed by International Business Machines Corporation, Poughkeepsie, New York, for testing the synthesis of working devices in accordance with a new method described in the aforementioned application and claims which I have read and understood. The appended log is a print from the log file kept by International Buiness Machines Corporation of my work and shows that in 1999 I personally used the code written by Lisa Bryant Lacey to implement the inventions described and claimed in U.S. Serial No. 09/841,505 filed April 24, 2001 entitled "CMOS tapered gate and synthesis method" and which I and others at International Business Machines Corporation used for synthesis of a working device for testing and proving that the process claimed worked for the intended purpose in 1999 and prior to April, 2001, and I say that the method of synthesis worked for me for the intended purpose in 1999 in accordance with the steps recited in the claims of US Patent Application Serial No. 09/841,505 which I have read and understand. Note that this log has an added comment pointing out the invocation of the TAPERED code of the invention in the file made in order to allow focus on that invocation by a reader of the log where the first line is Login: *BATCH* ibm5081 bsp5n11

I make this declaration of facts before the undersigned Notary Public for presentation as proof under 37 CFR 1.131 in the aforesaid application because the reference to "Hwang" mentioned in the first official action regarding this application of which inventor Brian W. Curran was an author was made and publiched after the invention was conceived and reduced to practice of my own knowledge.

Sworn to and subscribed before me a Notary Public, in the town of Poughkeepsie, county of Dutchess, State of New York on this $\underline{}$ day of February 2005.

Yiu Hing Chan

Sandia

Sandral Kilmer Notary/Public SANDRA LYN KILMER

Notary Public, State of New York

No. 5562885

Dutchess County New York Qualified in Dutchess County Commission Expires 2006

Login: *BATCH* ibm5081 bsp5n11

Initializing environment for the Alliance 00 project (apd) ...

Initialized for apd...

Initializing for CHIPID=alliance00_cp ...

CTE: Initializing CTE environment @ apd.pok.ibm.com ... CTE: Customizing CTE environment for project: alliance00 ...

CTE: Customizing CTE environment via user ./.cterc ...

running: /afs/watson/projects/vlsi/cte/tools/bd2/0401v2/booledozer/4.1/bin/bdz -source ctesynz_cp.tcl

BooleDozer Logic Synthesis

Version 4.1 for AIX 4.1 Nutshell version 1.672 (03-25-1999)

Licensed Materials - Property of IBM 5765-802 (C) Copyright IBM Corporation 1998 All Rights Reserved

IBM and BooleDozer are Trademarks of IBM Corporation

Install Directory: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0

Machine: bsp5n11, AIX 4.1 32bit, 595 POWER2 (L1 i32k d128k, L2 0k), 1 cpu

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/.bdz Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_site_init.tcl

[CTE::site_init]: Starting cte Bdz under Nutshell site customization...

[CTE::site_init]: SEARCH auto_path set to . ./tcl ./dll /afs/apd.pok.ibm.com/u/laceyl/tcl

/afs/apd.pok.ibm.com/u/laceyl/dll /afs/watson/projects/vlsi/cte/tools/bd2/0401v2/cte/2.0/tcl

/afs/watson/projects/vlsi/cte/tools/bd2/0401v2/cte/2.0/dll /afs/watson/projects/vlsi/cte/tools/synzilla/1.0/tcl

/afs/watson/projects/vlsi/cte/tools/synzilla/1.0/dll

/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl

/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll

/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0/tcl

/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0/dll

/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/dft

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_defaults.tcl

[CTE::site_init]: reading cte_defaults.tcl [CTE::site_init]: done reading defaults.tcl

Loading: /afs/apd.pok.ibm.com/func/vlsi/alliance00/timing/parms/cp.tcl

Loading: /afs/apd.pok.ibm.com/func/vlsi/alliance00/timing/bsiu/batchz/batch/idcdsuc.tcl

[CTE::site init]: ::CTE::site is gp390

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_setup_tech.tcl

[CTE::site_init]: Done

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0/dll-rs6000/parmdb.dll

parmdb.dll version 0.0 (Mar 09 1999 20:01:28)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/idm/16/dll-rs6000/idm.dll

idm.dll version 16.0 (Mar 17 1999 03:19:04)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/srule.dll

srule.dll version 4.1 (Apr 14 1999 13:00:07)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/booledozer.dll

booledozer.dll version 4.1 (Apr 14 1999 17:19:37)

BooleDozer Build Version: 4.1.136

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/auto_setup.tcl

[auto_setup.tcl]: Loading std auto_setup...

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/auto_setup.tcl

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/wizard/3.1/tcl/wiz_setup.tcl

[auto_setup.tcl]: Initializing cte specific auto_source and auto_load commands...

[auto_setup.tcl]: CTE::run_dft not set to true - 'insscan' overridden with no op procedure [auto_setup.tcl]: Done

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/create_keywords.tcl [create_keywords.tcl]: Loading std create_keywords...

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/create_keywords.tcl [create_keywords.tcl]: Initializing cte specific create_keywords...

[create_keywords.tcl]: Done

Reading srule

"/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/rules/all/tib/srule/tib.srule". Parsed 35 ruledefs, 0 powerdefs, 95 groups, 69 rulepins.

bdz> bdz_post_srule

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/import_export.tcl [BLDEQN-12]: CMVC version 1.34 compiled on Apr 13 1999 at 18:02:41.

[BD-450047]: CMVC version 1.17 compiled on Apr 13 1999 at 18:03:05.

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/icmcom.dll icmcom.dll version 3.1 (Mar 10 1999 09:48:07)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/icmvim.dll icmvim.dll version 3.1 (Mar 10 1999 09:48:09)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/dll/license.dll license.dll version 3.1 (Apr 07 1999 14:28:56)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/icmsrc.dll icmsrc.dll version 3.1 (Mar 24 1999 00:37:00)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/einsengine.dll einsengine.dll version 3.1 (Mar 24 1999 22:38:48)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/rice/4.0/.dll-rs_aix41/rice.dll rice.dll version 4.0 (Apr 07 1999 22:51:55)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvui.dll itvui.dll version 3.1 (Mar 24 1999 00:38:36)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvrc.dll itvrc.dll version 3.1 (Mar 10 1999 09:48:30)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvpd.dll itvpd.dll version 3.1 (Mar 25 1999 11:18:07)

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/einstimer.dll einstimer.dll version 3.1 (Mar 24 1999 22:39:01)

[ET-101]: Initializing EinsTimer...

CMVC Release Level: 03.01

Compiled: Wed Mar 24 22:00:23 1999

[ET-102]: EinsTimer Version 3 Release 1 Licensed Materials-Property of IBM 5765-801 (C) Copyright IBM Corp. 1994-97 All rights reserved.

US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA Schedule Contract with IBM Corp.

"IBM" and "EinsTimer" are trademarks of "International Business Machines" [ET-110]: License obtained for EinsTimer 1.1

Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvrep.dll itvrep.dll version 3.1 (Mar 24 1999 00:39:43)

```
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvpower.dll
itypower.dll version 3.1 (Mar 24 1999 00:40:25)
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvelec.dll
itvelec.dll version 3.1 (Mar 22 1999 23:52:50)
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvete.dll
itvete.dll version 3.1 (Mar 22 1999 23:52:56)
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/assertTimer.dll
assertTimer.dll version 1.0 (Apr 14 1999 13:00:13)
Timing Assertion Code
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/bdztime.dll
bdztime.dll version 4.1 (Apr 15 1999 13:15:19)
[BD-101]: License Obtained for ..... BooleDozer 4.x
[make_feedthru_boxes]: IOPADs, BRKPTs, etc. set to FEEDTHRU boxes.
Loading: /afs/apd.pok.ibm.com/u/laceyl/.bdz_variables
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/ctesynz_cp.tcl
  > set trace -debug level -key tbmove
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/itvcdc.dll
itvcdc.dll version 3.1 (Mar 22 1999 23:53:02)
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/dll/cte.dll
cte.dll version 1.0 (Apr 13 1999 13:39:58)
CTE BooleDozer under Nutshell compiled code
cte_ci_init
     > CTE::tfuzz
Delays are given in units of 1.000000e-09 seconds
Fuzziness is 1.000000e-03
                                 > load_logic_rule -tech blackbox -srule /afs/apd/func/vlsi...
Reading srule "/afs/apd/func/vlsi/alliance00/bscc8/prod/srule/latches.srule".
[SRULE-17015]: line 24: Keyword "RACEFREE" not defined, adding as VARTYPE_STRING.
[SRULE-17015]: line 242: Keyword "SCAN_ONLY" not defined, adding as VARTYPE_STRING.
[SRULE-17015]; line 243: Keyword "NODEF" not defined, adding as VARTYPE_STRING.
Parsed 22 ruledefs, 0 powerdefs, 60 groups, 214 rulepins.
bdz> load_xrule -file {/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/latches.xrule}
         > load xrule -file /afs/apd/func/vlsi/alliance00/bscc8/pro...
[BD-450042]: Reading XRULE file '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/latches.xrule'
[BD-450041]: File '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/latches.xrule' is being read under VIEW
'XPANDVIEW'
bdz> bdz_post_srule
           > bldegn
[BLDEQN-29]: (W) note - \" no longer needed in srules (only this one warning)
           > newgen
       > check_logic_rule -technology BLACKBOX -drop_inputs
CMVC version 1.39 compiled on Apr 8 1999 at 05:49:53.
[SRULE-2]: (W) "latches.srule", line 318, Rule L_AO22:AO does not have power level children
[SRULE-2]: (W) "latches.srule", line 332, Rule L_AO222:AO does not have power level children
[SRULE-2]: (W) "latches.srule", line 351, Rule L_AO2222:AO does not have power level children
[SRULE-2]: (W) "latches.srule", line 276, Rule L_AOI22:AOI does not have power level children
[SRULE-2]: (W) "latches.srule", line 299, Rule L_AOI222:AOI does not have power level children
[SRULE-2]: (W) "latches.srule", line 268, Rule L_NAND:NAND does not have power level children
[SRULE-2]: (W) "latches.srule", line 290, Rule L_NAND3:NAND does not have power level children
[SRULE-2]: (W) "latches.srule", line 374, Rule L_NAND4:NAND does not have power level children
[SRULE-2]: (W) "latches.srule", line 261, Rule L_NOT:NOT does not have power level children
[SRULE-2]: (W) "latches.srule", line 23, Rule XDLATR:REG does not have power level children
[SRULE-2]: (W) "latches.srule", line 241, Rule XLATSO:REG does not have power level children
[SRULE-2]: (W) "latches.srule", line 388, Rule XDLATCORE:REG does not have power level children
[SRULE-2]: (W) "latches.srule", line 412, Rule XSCANCORE:REG does not have power level children
[SRULE-2]: (W) "latches.srule", line 209, Rule XLAT8R:SEQUENTIAL does not have power level children
```

[SRULE-1]: (W) "latches.srule", line 23, Pin group M_OUT on XDLATR:REG has no pins in it [SRULE-1]: (W) "latches.srule", line 388, Pin group M_OUT on XDLATCORE:REG has no pins in it [SRULE-1025]: (E) "latches.srule", line 23, Pin group M_OUT on box XDLATR has zero pins [SRULE-1025]: (E) "latches.srule", line 388, Pin group M_OUT on box XDLATCORE has zero pins [CTE::setup_bscc8]: setting ctesrule

> load_logic_rule -tech CC8S -srule /afs/apd/func/vlsi/all...

Reading srule "/afs/apd/func/vlsi/alliance00/bscc8/prod/srule/bscc8.srule.synz".

[SRULE-17015]: line 8: Keyword "BLOCK_TOP" not defined, adding as VARTYPE_STRING.

[SRULE-17015]: line 9: Keyword "GRP0" not defined, adding as VARTYPE_STRING.

[SRULE-17015]: line 3210: Keyword "ISCB" not defined, adding as VARTYPE_STRING.

Parsed 76 ruledefs, 1985 powerdefs, 206 groups, 361 rulepins.

bdz> bdz_post_srule

- > bldegn
- > newgen
- > load_xrule -file /afs/apd/func/vlsi/alliance00/bscc8/pro...

[BD-450042]: Reading XRULE file '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/bscc8.xrule' [BD-450041]: File '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/bscc8.xrule' is being read under VIEW 'XPANDVIEW'

> check_logic_rule -technology CC8S -drop_inputs

CMVC version 1.39 compiled on Apr 8 1999 at 05:49:53.

[SRULE-2]: (W) "bscc8.srule.synz", line 8, Rule cs_kvdd:CONSTANT does not have power level children [SRULE-2]: (W) "bscc8.srule.synz", line 12, Rule cs_kgnd:CONSTANT does not have power level

[SRULE-9]: (W) "bscc8.srule.synz", line 3191, One of the power levels of cl_scan:REG should be the default

(first power level cl_scanonly will be used)

[SRULE-2]: (W) "bscc8.srule.synz", line 3232, Rule cb_clk_32_1:SEQUENTIAL does not have power level children

> load_cdc_rule -rule /afs/apd/func/vlsi/alliance00/bscc8/...

[ET-1757]: Initializing CDC...

[ET-1758]: Rule = /afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/IEEEinterface_RS6K

[ET-607]: Starting the dynamic link to CDC for rule:

/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/IEEEinterface_RS6K

[DCL-512]: DCL Runtime Environment Version 3.1

Last compiled on Apr 12 1999 at 10:00:33.

[DCL-642]: I am running in process ID 92476

[DCL-17001]: RLEV: DCMinterface rule, version v1.0.2 IEEE 1481-1998, technology GENERIC, was compiled on 14:17:33 at Mar 12 1999

[DCL-19009]: CAP: Setting DEFAULT PINCAP value to: 0 as defined by environment variable <DCM_DEFAULT_PINCAP>

[DCL-17001]: RLEV: Methods subrule, version v1.0.2 IEEE 1481-1998, was compiled on 14:17:39 at Mar 12 1999

[DCL-19021]: INFO: Maximum number of DCM messages to be printed has been set to 100000000

[DCL-17001]: RLEV: LimitPrint subrule, version v1.0 IEEE 1481-1998, was compiled on 14:17:44 at Mar 12 1999

[DCL-17001]: RLEV: printSummary subrule, version v1.0 IEEE 1481-1998, was compiled on 14:18:37 at Mar 12 1999

[DCL-17001]: RLEV: Ceffective subrule, version v1.0 IEEE 1481-1998, was compiled on 14:17:50 at Mar 12 1999

[DCL-19000]: ENV: Environment variable < DCMCAPTHRESHOLD > NOT set by user.

[DCL-19017]: CAP: EffectiveC Cap Threshold not set.

[DCL-17001]: RLEV: techSpec subrule, version v1.0.3 IEEE 1481-1998, was compiled on 14:17:56 at Mar 12 1999

[DCL-17001]: RLEV: WireLoad subrule, version v1.0.1 IEEE 1481-1998, was compiled on 14:18:04 at Mar 12 1999

[DCL-17001]: RLEV: WireLoad table, Version 1.0.1 IEEE 1481-1998 Technology SA27, was compiled on 14:18:04 at Mar 12 1999

[DCL-17040]: The available wireload model levels are: 5lm, 6lm

[DCL-17002]: Environmental variable DCMWireLoadLevels not set using default.

[DCL-17001]: RLEV: NetDelay subrule, version v1.0 IEEE 1481-1998, was compiled on 14:18:12 at Mar 12 1999

[DCL-17001]: RLEV: cellName subrule, version v1.5 IEEE 1481-1998, was compiled on 14:18:17 at Mar 12 1999

[DCL-17001]: RLEV: CellName parser subrule, version v1.0.5 IEEE 1481-1998, was compiled on 14:18:30 at Mar 12 1999

[DCL-17001]: RLEV: Defaults subrule, version v1.0.4 IEEE 1481-1998, was compiled on 14:18:40 at Mar 12 1999

[DCL-17012]: Using the default supplied bomFile

[DCL-17001]: RLEV: _cc8s_rules_r subrule, version v1.0.9 IEEE 1481-1998, was compiled on 09:32:54 at Apr 12 1999

[DCL-17001]: RLEV: _cc8s_latches_r subrule, version v1.0.9 IEEE 1481-1998, was compiled on 12:12:01 at Apr 6 1999

[DCL-17001]: RLEV: railCache subrule, version v1.0 IEEE 1481-1998, was compiled on 14:18:52 at Mar 12 1999

[DCL-17020]: Environmental variable DCMDoRangeCheck set to do no reporting.

[ET-655]: IEEE standard interface version "IEEE 1481-1998" for technology "GENERIC". Library identification: "IBM_GENERIC".

[ET-652]: (W) Could not find IEEE standard routine dpcmGetDelayGradient in rules. Substituting dummy routine.

[ET-652]: (W) Could not find IEEE standard routine dpcmGetSlewGradient in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmGetAETCellPowerWithSensitivity in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmGroupGetSettlingTime in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmGroupGetSimultaneousSwitchTime in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmCalcPartialSwingEnergy in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmSetInitialState in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmFillPinCache in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmFreePinCache in rules. Substituting dummy routine.

[ET-653]: (W) Could not find IEEE standard power routine dpcmGetNetEnergy in rules. Substituting dummy routine.

[ET-611]: Dynamic link to CDC rule complete.

> hide -clear -cells { "cs_nnd3n" }

```
> source hide.tcl
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/hide.tcl
   > hide -no_clear -cells { cs_ao12f cs_ao12g cs_ao12n cs_ao...
   > hide -no_clear -cells { cs_ao21n cs_ao21v cs_ao22n cs_ao...
   > hide -no_clear -cells { cs_buffe }
   > hide -no_clear -cells { cs_invvn cs_invvv }
   > hide -no_clear -cells { cs_nnd2f cs_nnd2g cs_nnd2n cs_nn...
   > hide -no_clear -cells { cs_nnd3f cs_nnd3g cs_nnd3h cs_nn...
   > hide -no_clear -cells { cs nnd4n cs nnd4v }
   > hide -no_clear -cells { cs_nor2f cs_nor2g cs_nor2n cs_no...
   > hide -no_clear -cells { cs_nor3f cs_nor3g cs_nor3h cs_no...
   > hide -no_clear -cells { cs_oa12f cs_oa12g cs_oa12n cs_oa...
   > hide -no_clear -cells { cs_oa21n cs_oa21v }
   > hide -no_clear -cells { cs oa22n cs oa22v }
   > hide -no_clear -cells { cs_xbn2n cs_xbn2v }
   > hide -no_clear -cells { cs_xbo2n cs xbo2v }
   > find cell cs_*
   > hide -no_clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f0...
   > find cell cs buffe*
   > hide -no_clear -cells {cs_buffe01a cs_buffe02a cs_buffe0...
   > hide -clear -cells { "cs_invvn" }
   > find cell cs_invvn*
   > hide -clear -cells {cs_invvn01b cs_invvn01c cs_invvn01d ...
   > hide -clear -cells { "cs nnd2n" }
   > find cell cs nnd2n*
   > hide -clear -cells {cs_nnd2n02b cs_nnd2n02c cs_nnd2n02d ...
```

```
> find cell cs nnd3n*
  > hide -clear -cells {cs_nnd3n02b cs_nnd3n02c cs_nnd3n02d ...
  > hide -clear -cells { "cs_nnd4n" }
   > find cell cs_nnd4n*
   > hide -clear -cells {cs_nnd4n03b cs_nnd4n03c cs_nnd4n03d ...
   > hide -clear -cells { "cs nor2n" }
   > find cell cs nor2n*
   > hide -clear -cells {cs_nor2n02b cs_nor2n02c cs_nor2n02d ...
   > hide -clear -cells { "cs_nor3n" }
   > find cell cs_nor3n*
   > hide -clear -cells {cs_nor3n03b cs_nor3n03c cs_nor3n03d ...
   > hide -clear -cells { "cs_ao12n" }
   > find cell cs_ao12n*
   > hide -clear -cells {cs_ao12n03b cs_ao12n03c cs_ao12n03d ...
   > hide -clear -cells { "cs_ao21n" }
   > find cell cs ao21n*
   > hide -clear -cells {cs ao21n03b cs ao21n03c cs_ao21n03d ...
   > hide -clear -cells { "cs_ao22n" }
   > find cell cs_ao22n*
   > hide -clear -cells {cs ao22n03b cs_ao22n03c cs_ao22n03d ...
   > hide -clear -cells { "cs_oa12n" }
   > find cell cs_oa12n*
   > hide -clear -cells {cs_oa12n03b cs_oa12n03c cs_oa12n03d ...
   > hide -clear -cells { "cs_oa21n" }
   > find cell cs_oa21n*
   > hide -clear -cells {cs_oa21n03b cs_oa21n03c cs_oa21n03d ...
   > hide -clear -cells { "cs_oa22n" }
   > find cell cs oa22n*
   > hide -clear -cells {cs oa22n03b cs oa22n03c cs_oa22n03d ...
   > hide -clear -cells { "cs_buffe" }
   > find cell cs buffe'
   > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
   > hide -clear -cells { "cs_xbo2n" }
   > find cell cs_xbo2n*
   > hide -clear -cells {cs_xbo2n01b cs_xbo2n01c cs_xbo2n01d ...
   > hide -clear -cells { "cs_xbn2n" }
   > find cell cs_xbn2n*
   > hide -clear -cells {cs_xbn2n01b cs_xbn2n01c cs_xbn2n01d ...
    > read_vim -def IDCDSUC -view HISVHDL -lib /afs/apd/func/v...
Reading proto IDCDSUC...
Reading proto DLAT_SCAN#1#B_0#2#1#0#B_.LATCH...
Reading proto DLATTEST#1#B_0#1.LATCH...
bdz> vim_postimport __CiType_16_30aada78
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox with test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
```

```
> sweep 1
          > his attributes
          > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
          > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
          > nextnet ms2dot(BUS)
        > trim_idm_mem CURRENT
bdz> vim_postimport __CiType_16_30aad4e0
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved is a penny earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim_idm_mem CURRENT
Reading proto IDCDSUC_MAC.LATCH.CONCSTMS...
bdz> vim_postimport __CiType_16_31471e98
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT).onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
       > trim_idm_mem CURRENT
Reading proto DLAT_SCAN#2#B_0#2#1#0#B_.LATCH...
Reading proto DLATTEST#2#B_00#1.LATCH...
bdz> vim_postimport __CiType_16_3148a228
         > nextnet xpndbundles
```

```
> padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet with test test worth(FALSE),delname(SAVE)
        > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim_idm_mem CURRENT
bdz> vim_postimport __CiType_16_30a55270
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is parm a penny saved is a penny earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim idm mem CURRENT
Reading proto DLAT_SCAN#12#B_0#2#1#0#B_.LATCH...
Reading proto DLATTEST#12#B_00UUUUUUUUUU#1.LATCH...
bdz> vim_postimport __CiType_16_30a6aea0
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is parm a penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox with test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
```

```
> sweep 1
         > his attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim_idm_mem CURRENT
bdz> vim_postimport __CiType_16_3148b770
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is a penny earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim_idm_mem CURRENT
Reading proto DLAT_SCAN#3#B_0#2#1#0#B_.LATCH...
Reading proto DLATTEST#3#B_00U#1.LATCH...
bdz> vim_postimport __CiType_16_30a6f328
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
       > trim_idm mem CURRENT
bdz> vim_postimport __CiType_16_30a6ada0
        > nextnet xpndbundles
         > padnet
```

```
> nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox with test test key(SYN_CONCAT), one in
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim idm mem CURRENT
Reading proto DLAT_SCAN#4#B_0#2#1#0#B_.LATCH...
Reading proto DLATTEST#4#B_00UU#1.LATCH...
bdz> vim_postimport __CiType_16_30a71048
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is parm a penny_saved_is_a_penny_earned
          > nextnet with test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox with test test key(SYN CONCAT), onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim idm mem CURRENT
bdz> vim_postimport __CiType_16_30a6e6e0
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
```

> brkloops

```
> his_attributes
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim_idm mem CURRENT
bdz> vim_postimport __CiType_16_30a445c8
         > nextnet xpndbundles
         > padnet
         > brkloops
         > nextbox xpndarr
         > is_parm a_penny_saved_is_a_penny_earned
          > nextnet_with_test test_worth(FALSE),delname(SAVE)
         > nextbox xpndconcat
         > nextbox_with_test test_key(SYN_CONCAT),onein
         > nextbox xpndiopad
         > nextbox_with_test {test_def(BRKPT), xpndprim}
         > nextbox_with_test {test_def(DOT), xpndintbidi}
[xpndintbidi]: 0 intbidi boxes expanded
         > sweep 1
         > his_attributes
[BD-350205]: (W) No config rule exists for attribute 'PIN_FUNCTION' on IDM_PROTO_PIN_TYPE
'clkl_mode7->clkl_mode7', defaulting to string.
         > nextbox bindcmpnt(BHC)
[insscan]: CTE::run_dft not set to true - 'insscan' overridden with no op!
         > sweep 1
         > nextbox_with_test test_key(ARITHMETIC_TYPE,TWOS_COMPLEME...
         > nextnet ms2dot(BUS)
        > trim idm mem CURRENT
[ctesynz_cp.tcl]: model loaded aokay...flattening...
  > expand -hierarchy
bdz> post_expand
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/post_expand.tcl
     > sweep
     > delbrkpt BREAKLOOPS
     > brkloops
     > nextnet {delkey( EDIFNAME )}
     > nextbox {delkey( EDIFNAME )}
          > set nochange
          > rtolbox_with_test test_key(IOPAD_LOCATION,2),rm_dangling...
          > ltorbox_with_test test_key(IOPAD_LOCATION,1),rm_dangling...
          > sweep
         > nochange
          > set_nochange
          > rtolbox_with_test test_key(IOPAD_LOCATION,2),rm_dangling...
          > Itorbox_with_test test_key(IOPAD_LOCATION,1),rm_dangling...
          > sweep
         > nochange
     > nextbox_with_test test_key(IOPAD_LOCATION,2),resolve_net...
     > nextbox_with_test test_key(IOPAD_LOCATION,1),resolve_net...
     > sweep
     > nextbox merge_dots()
```

```
> nextbox dot2ms()
     > nextnet {ms2dot( BUS )}
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/hisprep.tcl
    > proto_get_int HIS_BD_VIM_SYNC,0
    > proto get int HISPREPSCN,0
    > createkwd HISPREPSCN, VARTYPE_INTEGER, CLAS_PROTO_BOX
    > proto_set_key HISPREPSCN,1
     > nextnet_with_test test_worth(FALSE,NO_QUALIFIER),delname...
    > synsasname PROTECT
    > syn_hide_from_keywords
[SRULE-17200]: 0 LOGIC_STYLE keywords set on usage boxes from proto box keyword
[SRULE-17205]: 0 LOGIC_STYLE keywords were found on usage boxes
ISRULE-17210]: 0 SYN USAGE BOX HIDE keywords set on usage boxes
    > nextbox exprnway,exprnot,exprorsel
    > nextbox with test test syn hide(!HIDE_MAP,!HIDE_DOMINANT...
    > nextbox expropt1(SSS,SSG,GSG,SGG),exprxpnd
    > expr_reset
    > nextbox with test test_key(LOGIC_STYLE,DATA_FLOW),syn_hi...
    > nextbox bindvhdltibs
    > nextbox_with_test test_clkcomp,eq2and,onein
    > nextbox_with_test test_key(ADDER_EXPANSION),comp2sub
    > nextbox xpndadd(USE_TIB)
    > nextbox xpndabs
    > nextbox xpndregs
    > nextbox makesrl
    > nextbox impregs
    > is_parm new_assert
    > nextbox xpndcmpnt.xpndprim
[ET-203]: Timing top level created for design: IDCDSUC, analysis mode: default.
    > cleanup 1
    > delbrkpt BREAKLOOP
    > brkloops ERROR
    > keyword is defined {BEC_HISPREP, CLAS_PROTO_BOX}
[BD-354300]: Keyword BEC_HISPREP for object_class CLAS_PROTO_BOX has <NOT> been defined
      > echo {<<< hisprep.scn called from synthesis, running cle...
<>< hisprep.scn called from synthesis, running cleanse >>>
      > cleanse
    > nextbox eq2and
    > constant selector
    > elimdc ZERO
    > cleanup 1
     > keyword is defined {BEC_HISPREP, CLAS_PROTO_BOX}
[BD-354300]: Keyword BEC_HISPREP for object_class CLAS_PROTO_BOX has <NOT> been defined
      > echo {<<< hisprep.scn called from synthesis, running cle...
<<< hisprep.scn called from synthesis, running cleanse >>>
      > cleanse
     > move component_times
     > copvinfo
     > Itorbox deldang()
     > checksrc
[BD-40101]: (W) Disconnected input port clkl_mode7.
[BD-40101]: (W) Disconnected input port clkg2.
[BD-40129]: Network IDCDSUC had no old problems.
[BD-40130]: (W) Network IDCDSUC has 2 potential problem(s).
```

> source cte_clock_block_processing.tcl

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_clock_block_processing.tcl > summary_report

[measure]: Compiled on Mar 12 1999 at 05:03:29.

```
The model <IDCDSUC> has:
```

Primary Inputs 122 **Primary Outputs** 73 **Primary BIDIs** 0 Signals 1187 **Gate Count** 863 Connections 2051 Master REG Bits 83 Slave REG Bits 83 Internal Area 4790 External Area 0 Gates/Connects 0.420770 Fanout Count 2051 Average Fanout 1.727885 Avg Tech Box Size = 5.550406 Tech Box Size Stddev = 0.023559 Power 0.000000

R-E-A-LS-T-A-T-I-S-T-I-C-S***

 Real signals
 =
 814

 Real boxes
 =
 488

 Real connections
 =
 1676

 Real LSTs
 =
 2490

 Real ICells/box
 =
 9.815574

 Real LSTs/box
 =
 5.102459

 Real nets/box
 =
 1.668033

Cell Total Each Cell

Type Cnt Boxname		Power Level Function Int Ext Power Int Ext Power
164	AND	> AND 0 0 0.000 0 0 0.000
180	BRKPT	> BRKPT 0 0 0.000 0 0 0.000
195	IOPAD	> IOPAD 0 0 0.000 0 0 0.000
62	NAND	> NAND 0 0 0.000 0 0 0.000
23	NOR	> NOR 0 0 0.000 0 0 0.000
91	OR	> OR 0 0 0.000 0 0 0.000
83	XDLATCORE	> REG 0 0 0.000 0 0 0.000
1	cb_mode_block	A > SEQUENTIAL 70 0 0.000 70 0 0.000
59	XRFCBA	A > SEQUENTIAL 80 0 0.000 4720 0 0.000
5	XOR	> XOR 0 0 0.000 0 0 0.000

[End of measure]

[measure]: Execution time was 0.0 seconds.

[cte_clock_block_processing.tcl]: cb_mode_block

> CTE::mode_block DEF(cb_mode_block)

[mode_block]: Rel 1.0 Compiled on Jan 7 1999 at 18:31:02.

> source cte_fixmodeblock.tcl

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_fixmodeblock.tcl > unpadnet

```
> idm::filter -on gates -expr {[regexp XRFCBA @def_name ]}
```

- > idm::object_name __CiType_18_305b89c8
- > led::connect_net -net clkl_mode7 -pin slow_mode.clockblo...
- > idm::object_name __CiType_18_305b8c38
- > led::connect_net -net clkl_mode7 -pin ru_rq_blk.clockblo...
- > idm::object_name __CiType_18_305b8ea8
- > led::connect_net -net clkl_mode7 -pin iu_rst_fst.clockbl...
- > idm::object_name __CiType_18_305d17d8
- > led::connect_net -net clkl_mode7 -pin iu_restart.clockbl...
- > idm::object_name __CiType_18_305d1a48
- > led::connect_net -net clkl_mode7 -pin ia_to_if.clockbloc...
- > idm::object_name __CiType_18_305d1cb8
- > led::connect_net -net clkl_mode7 -pin frc_mmode.clockblo...
- > idm::object_name __CiType_18_305d1f28
- > led::connect_net -net clkl_mode7 -pin local_milli.clockb...
- > idm::object_name __CiType_18_305d2198
- > led::connect_net -net clkl_mode7 -pin ia_to_if_t1.clockb...
- > idm::object_name __CiType_18_305d2408
- > led::connect_net -net clkl_mode7 -pin mia_to_if.clockblo...
- > idm::object_name __CiType_18_305d2678
- > led::connect_net -net clkl_mode7 -pin slow_mode_t1.clock...
- > idm::object_name __CiType_18_305d28e8
- > led::connect_net -net clkl_mode7 -pin iq_empty_dly.clock...
- > idm::object_name __CiType_18_305d2b58
- > led::connect_net -net clkl_mode7 -pin slow_mode_t2.clock...
- > idm::object_name __CiType_18_305d2dc8
- > led::connect_net -net clkl_mode7 -pin s390_updt_blk.cloc...
- > idm::object_name __CiType_18_305d3038
- > led::connect_net -net clkl_mode7 -pin srlz_nomatch.clock...
- > idm::object_name __CiType_18_305d32a8
- > led::connect_net -net clkl_mode7 -pin bce_hold_aa.clockb...
- > idm::object_name __CiType_18_305d3518
- > led::connect_net -net clkl_mode7 -pin srlz_actn.clockblo...
- > idm::object_name __CiType_18_305d3878
- > led::connect_net -net clkl_mode7 -pin op_44_dcd.clockblo...
- > idm::object_name __CiType_18_305d3ae8
- > led::connect_net -net clkl_mode7 -pin op_cmp_tr.clockblo...
- > idm::object_name __CiType_18_305d3d58
- > led::connect_net -net clkl_mode7 -pin num_dcd.clockblock...
- > led::connect_net -net clkl_mode7 -pin mia_to_if_t1.clock...
- > led::connect_net -net clkl_mode7 -pin eu_op_encode.clock...
- > idm::object_name __CiType_18_305d4fe8
- > led::connect_net -net clkl_mode7 -pin frc_blk_1cyc.clock...
- > idm::object_name __CiType_18_305d5258
- > led::connect_net -net clkl_mode7 -pin local_milli_t1.clo...
- > idm::object_name __CiType_18_305d54c8
- > led::connect_net -net clkl_mode7 -pin local_milli_t2.clo...
- > idm::object_name __CiType_18_305d5738
- > led::connect_net -net clkl_mode7 -pin bht_block.clockblo...
- > idm::object_name __CiType_18_305d59a8
- > led::connect_net -net clkl_mode7 -pin srlz_blk.clockbloc...
- > idm::object_name __CiType_18_305d5c18
- > led::connect_net -net clkl_mode7 -pin exc_cond.clockbloc...

```
> idm::object_name __CiType_18_305d5e88
```

- > led::connect_net -net clkl_mode7 -pin slow_mode_dly.cloc...
- > idm::object_name __CiType_18_305d60f8
- > led::connect_net -net clkl_mode7 -pin dcd_succ_disable_s...
- > idm::object_name __CiType_18_305d6548
- > led::connect_net -net clkl_mode7 -pin drain_blk.clockblo...
- > idm::object_name __CiType_18_305d67b8
- > led::connect_net -net clkl_mode7 -pin dcd_ilc.clockblock...
- > idm::object_name __CiType_18_305d6b18
- > led::connect_net -net clkl_mode7 -pin slow_mode_blk.cloc...
- > idm::object_name __CiType_18 305d6d88
- > led::connect_net -net clkl_mode7 -pin op_cmp_44.clockblo...
- > idm::object_name __CiType_18_305d6ff8
- > led::connect_net -net clkl_mode7 -pin op_cmp_dsbl.clockb...
- > idm::object_name __CiType_18_305d7268
- > led::connect_net -net clkl_mode7 -pin eu_frc_milli.clock...
- > idm::object_name __CiType_18_305d74d8
- > led::connect_net -net clkl_mode7 -pin bcr_store_stat.clo...
- > idm::object_name __CiType_18_305d7748
- > led::connect_net -net clkl_mode7 -pin exc_info.clockbloc...
- > idm::object_name __CiType_18_305d7c88
- > led::connect_net -net clkl_mode7 -pin spare.clockblock/c...
- > idm::object_name __CiType_18_305d7ef8
- > led::connect_net -net clkl_mode7 -pin mcset_e1.clockbloc...
- > idm::object_name __CiType_18_305d8168
- > led::connect_net -net clkl_mode7 -pin eu_iu_spare.clockb...
- > idm::object_name __CiType_18_305d83d8
- > led::connect_net -net clkl_mode7 -pin dsbl_ovrlp_blk.clo...
- > idm::object_name __CiType_18_305d8648
- > led::connect_net -net clkl_mode7 -pin inst_fetch.clockbl...
- > idm::object_name __CiType_18_305d88b8
- > led::connect_net -net clkl_mode7 -pin iu_dsbl_ovrlp.cloc...
- > idm::object_name __CiType_18_305d8b28
- > led::connect_net -net clkl_mode7 -pin ex_in_prog.clockbl...
- > idm::object_name __CiType_18_305d8d98
- > led::connect_net -net clkl_mode7 -pin blk_dcd.clockblock...
- > idm::object_name __CiType_18_305d92d8
- > led::connect_net -net clkl_mode7 -pin dcd_succ_dly.clock...
- > idm::object_name __CiType 18 305d9548
- > led::connect_net -net clkl_mode7 -pin exec_recov.clockbl...
- > idm::object_name __CiType_18_305d97b8
- > led::connect_net -net clkl_mode7 -pin ru_updt_dly.clockb...
- > idm::object_name __CiType_18_305d9a28
- > led::connect_net -net clkl_mode7 -pin iu_rst_fst_t1.cloc...
- > idm::object_name __CiType_18_305d9c98
- > led::connect_net -net clkl_mode7 -pin inst_store.clockbl...
- > idm::object_name __CiType_18_305d9f08
- > led::connect_net -net clkl_mode7 -pin eu_dsbl_aftr.clock...
- > idm::object_name __CiType_18_305da178
- > led::connect_net -net clkl_mode7 -pin dcdsuc_err.clockbl...
- > idm::object_name __CiType_18_305da3e8
- > led::connect_net -net clkl_mode7 -pin dcd_cyl_cnt.clockb...
- > idm::object_name __CiType 18 305da748
- > led::connect_net -net clkl_mode7 -pin blk_mcend.clockblo...
- > idm::object_name __CiType_18_305da9b8

```
> led::connect_net -net clkl_mode7 -pin op_44_info.clockbl...
         > idm::object_name __CiType_18_305dad18
         > led::connect net -net clkl mode7 -pin rcvry reset.clockb...
         > idm::object_name __CiType_18_305daf88
         > led::connect_net -net clkl_mode7 -pin br_wrongs.clockblo...
         > idm::object_name __CiType_18_305db1f8
         > led::connect_net -net clkl_mode7 -pin rstrt_reset.clockb...
         > idm::object_name __CiType_18_305db468
         > led::connect_net -net clkl_mode7 -pin br_dcd_pend.clockb...
       > idm::filter -on gates -expr {[regexp cb_mode_block @def...
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/new_led.tcl
          > idm::locate_or_create_keyword_def -clas group -name PGRO...
          > idm::locate or create keyword def -clas group -name PGRO...
          > idm::locate_or_create_keyword_def -clas group -name PGRO...
          > idm::locate_or_create_keyword_def -clas group -name COMM...
          > idm::get active network
           > idm::locate_net -proto_box __CiType_16_30a445c8 -name cl...
        > led::create_net -name clkl_mode4_0
         > idm::object_name __CiType_18_305b1a98
         > led::connect_net -net clkl_mode4_0 -pin gptr_latch/clkl_...
         > idm::object_name __CiType_18_305b89c8
         > led::connect_net -net clkl_mode4_0 -pin slow_mode.clockb...
         > idm::object_name __CiType_18_305b8c38
         > led::connect_net -net clkl_mode4_0 -pin ru_rq_blk.clockb...
         > idm::object_name __CiType_18_305b8ea8
         > led::connect_net -net clkl_mode4_0 -pin iu_rst_fst.clock...
         > idm::object_name __CiType_18_305d17d8
         > led::connect_net -net clkl_mode4_0 -pin iu_restart.clock...
         > idm::object_name __CiType_18_305d1a48
         > led::connect_net -net clkl_mode4_0 -pin ia_to_if.clockbl...
         > idm::object_name __CiType_18_305d1cb8
         > led::connect_net -net clkl_mode4_0 -pin frc_mmode.clockb...
         > idm::object_name __CiType_18_305d1f28
         > led::connect_net -net clkl_mode4_0 -pin local_milli.cloc...
         > idm::object_name __CiType_18_305d2198
         > led::connect_net -net clkl_mode4_0 -pin ia_to_if_t1.cloc...
         > idm::object_name __CiType_18_305d2408
         > led::connect_net -net clkl_mode4_0 -pin mia_to_if.clockb...
         > idm::object_name __CiType_18_305d2678
         > led::connect_net -net clkl_mode4_0 -pin slow_mode_t1.clo...
```

- > idm::object_name __CiType_18_305d28e8
- > led::connect_net -net clkl_mode4_0 -pin iq_empty_dly.clo...
- > idm::object_name __CiType_18_305d2b58
- > led::connect_net -net clkl_mode4_0 -pin slow_mode_t2.clo...
- > idm::object_name __CiType_18_305d2dc8
- > led::connect_net -net clkl_mode4_0 -pin s390_updt_blk.cl...
- > idm::object_name __CiType_18_305d3038
- > led::connect_net -net clkl_mode4_0 -pin srlz_nomatch.clo...
- > idm::object_name __CiType_18_305d32a8
- > led::connect_net -net clkl_mode4_0 -pin bce_hold_aa.cloc...
- > idm::object_name __CiType_18_305d3518
- > led::connect_net -net clkl_mode4_0 -pin srlz_actn.clockb...
- > idm::object name CiType 18 305d3878
- > led::connect_net -net clkl_mode4_0 -pin op_44_dcd.clockb...
- > idm::object_name __CiType_18_305d3ae8

```
> led::connect_net -net clkl_mode4_0 -pin op cmp tr.clockb...
```

- > idm::object_name __CiType_18_305d3d58
- > led::connect_net -net clkl_mode4_0 -pin num_dcd.clockblo...
- > idm::object_name __CiType_18_305d40b8
- > led::connect_net -net clkl_mode4_0 -pin mia_to_if_t1.clo...
- > idm::object_name __CiType_18_305d4328
- > led::connect_net -net clkl_mode4_0 -pin eu_op_encode.clo...
- > idm::object_name __CiType_18_305d4fe8
- > led::connect_net -net clkl_mode4_0 -pin frc_blk_1cyc.clo...
- > idm::object_name __CiType_18_305d5258
- > led::connect_net -net clkl_mode4_0 -pin local_milli_t1.c...
- > idm::object_name __CiType_18_305d54c8
- > led::connect_net -net clkl_mode4_0 -pin local_milli_t2.c...
- > idm::object_name __CiType_18_305d5738
- > led::connect_net -net clkl_mode4_0 -pin bht_block.clockb...
- > idm::object_name __CiType_18_305d59a8
- > led::connect_net -net clkl_mode4_0 -pin srlz_blk.clockbl...
- > idm::object_name __CiType_18_305d5c18
- > led::connect_net -net clkl_mode4_0 -pin exc_cond.clockbl...
- > idm::object_name __CiType_18_305d5e88
- > led::connect_net -net clkl_mode4_0 -pin slow_mode_dly.cl...
- > idm::object_name __CiType_18_305d60f8
- > led::connect_net -net clkl_mode4_0 -pin dcd_succ_disable...
- > idm::object_name __CiType_18_305d6548
- > led::connect_net -net clkl_mode4_0 -pin drain_blk.clockb...
- > idm::object_name __CiType_18_305d67b8
- > led::connect_net -net clkl_mode4_0 -pin dcd_ilc.clockblo...
- > idm::object_name __CiType_18_305d6b18
- > led::connect_net -net clkl_mode4_0 -pin slow_mode_blk.cl...
- > idm::object_name __CiType_18_305d6d88
- > led::connect_net -net clkl_mode4_0 -pin op_cmp_44.clockb...
- > idm::object_name __CiType_18_305d6ff8
- > led::connect_net -net clkl_mode4_0 -pin op_cmp_dsbl.cloc...
- > idm::object_name __CiType_18_305d7268
- > led::connect_net -net clkl_mode4_0 -pin eu_frc_milli.clo...
- > idm::object_name __CiType_18_305d74d8
- > led::connect_net -net clkl_mode4_0 -pin bcr_store_stat.c...
- > idm::object_name __CiType_18_305d7748
- > led::connect_net -net clkl_mode4_0 -pin exc_info.clockbl...
- > idm::object_name __CiType_18_305d7c88
- > led::connect_net -net clkl_mode4_0 -pin spare.clockblock...
- > idm::object_name __CiType_18_305d7ef8
- > led::connect_net -net clkl_mode4_0 -pin mcset_e1.clockbl...
- > idm::object_name __CiType_18_305d8168
- > led::connect_net -net clkl_mode4_0 -pin eu_iu_spare.cloc...
- > idm::object_name __CiType_18_305d83d8
- > led::connect_net -net clkl_mode4_0 -pin dsbl_ovrlp_blk.c...
- > idm::object_name __CiType_18_305d8648
- > led::connect_net -net clkl_mode4_0 -pin inst_fetch.clock...
- > idm::object_name __CiType_18_305d88b8
- > led::connect_net -net clkl_mode4_0 -pin iu_dsbl_ovrlp.cl...
- > idm::object_name __CiType_18_305d8b28
- > led::connect_net -net clkl_mode4_0 -pin ex_in_prog.clock...
- > idm::object_name __CiType_18_305d8d98
- > led::connect_net -net clkl_mode4_0 -pin blk_dcd.clockblo...

```
> idm::object_name __CiType_18_305d92d8
```

- > led::connect_net -net clkl_mode4_0 -pin dcd_succ_dly.clo...
- > idm::object_name __CiType_18_305d9548
- > led::connect_net -net clkl_mode4_0 -pin exec_recov.clock...
- > idm::object_name __CiType_18_305d97b8
- > led::connect_net -net clkl_mode4_0 -pin ru_updt_dly.cloc...
- > idm::object_name __CiType_18_305d9a28
- > led::connect_net -net clkl_mode4_0 -pin iu_rst_fst_t1.cl...
- > idm::object_name __CiType_18_305d9c98
- > led::connect_net -net clkl_mode4_0 -pin inst_store.clock...
- > idm::object_name __CiType_18_305d9f08
- > led::connect_net -net clkl_mode4_0 -pin eu_dsbl_aftr.clo...
- > idm::object_name __CiType_18_305da178
- > led::connect_net -net clkl_mode4_0 -pin dcdsuc_err.clock...
- > idm::object_name __CiType_18_305da3e8
- > led::connect_net -net clkl_mode4_0 -pin dcd_cyl_cnt.cloc...
- > idm::object_name __CiType_18_305da748
- > led::connect_net -net clkl_mode4_0 -pin blk_mcend.clockb...
- > idm::object_name __CiType_18_305da9b8
- > led::connect_net -net clkl_mode4_0 -pin op_44_info.clock...
- > idm::object_name __CiType_18_305dad18
- > led::connect_net -net clkl_mode4_0 -pin rcvry_reset.cloc...
- > idm::object_name __CiType_18_305daf88
- > led::connect_net -net clkl_mode4_0 -pin br_wrongs.clockb...
- > idm::object_name __CiType_18_305db1f8
- > led::connect_net -net clkl_mode4_0 -pin rstrt_reset.cloc...
- > idm::object_name __CiType_18_305db468
- > led::connect_net -net clkl_mode4_0 -pin br_dcd_pend.cloc...
- > idm::get_active_network
- > idm::locate_net -proto_box __CiType_16_30a445c8 -name cl...
- > led::create_net -name clkl_mode5_0
- > idm::object_name __CiType_18_305b1a98
- > led::connect_net -net clkl_mode5_0 -pin gptr_latch/clkl_...
- > idm::object_name ___CiType_18_305b89c8
- > led::connect_net -net clkl_mode5_0 -pin slow_mode.clockb...
- > idm::object_name __CiType_18_305b8c38
- > led::connect_net -net clkl_mode5_0 -pin ru_rq_blk.clockb...
- > idm::object_name __CiType_18_305b8ea8
- > led::connect_net -net clkl_mode5_0 -pin iu_rst_fst.clock...
- > idm::object_name __CiType_18_305d17d8
- > led::connect_net -net clkl_mode5_0 -pin iu_restart.clock...
- > idm::object_name __CiType_18_305d1a48
- > led::connect_net -net clkl_mode5_0 -pin ia_to_if.clockbl...
- > idm::object_name __CiType_18_305d1cb8
- > led::connect_net -net clkl_mode5_0 -pin frc_mmode.clockb...
- > idm::object_name __CiType_18_305d1f28
- > led::connect_net -net clkl_mode5_0 -pin local_milli.cloc...
- > idm::object_name __CiType_18_305d2198
- > led::connect_net -net clkl_mode5_0 -pin ia_to_if_t1.cloc...
- > idm::object_name __CiType_18_305d2408
- > led::connect_net -net clkl_mode5_0 -pin mia_to_if.clockb...
- > idm::object_name __CiType_18_305d2678
- > led::connect_net -net clkl_mode5_0 -pin slow_mode_t1.clo...
- > idm::object_name __CiType_18_305d28e8
- > led::connect_net -net clkl_mode5_0 -pin iq_empty_dly.clo...

```
> idm::object_name __CiType_18_305d2b58
```

- > led::connect_net -net clkl_mode5_0 -pin slow_mode t2.clo...
- > idm::object_name __CiType_18_305d2dc8
- > led::connect_net -net clkl_mode5_0 -pin s390_updt_blk.cl...
- > idm::object_name __CiType_18_305d3038
- > led::connect_net -net clkl_mode5_0 -pin srlz_nomatch.clo...
- > idm::object_name __CiType_18_305d32a8
- > led::connect_net -net clkl_mode5_0 -pin bce_hold_aa.cloc...
- > idm::object_name __CiType_18_305d3518
- > led::connect_net -net clkl_mode5_0 -pin srlz_actn.clockb...
- > idm::object_name __CiType_18_305d3878
- > led::connect_net -net clkl_mode5_0 -pin op_44_dcd.clockb...
- > idm::object_name __CiType_18_305d3ae8
- > led::connect_net -net clkl_mode5_0 -pin op_cmp_tr.clockb...
- > idm::object_name __CiType_18_305d3d58
- > led::connect_net -net clkl_mode5_0 -pin num_dcd.clockblo...
- > idm::object_name __CiType_18_305d40b8
- > led::connect_net -net clkl_mode5_0 -pin mia_to_if_t1.clo...
- > idm::object_name __CiType_18_305d4328
- > led::connect_net -net clkl_mode5_0 -pin eu_op_encode.clo...
- > idm::object_name __CiType_18_305d4fe8
- > led::connect_net -net clkl_mode5_0 -pin frc_blk_1cyc.clo...
- > idm::object_name __CiType_18_305d5258
- > led::connect_net -net clkl_mode5_0 -pin local_milli_t1.c...
- > idm::object_name __CiType_18_305d54c8
- > led::connect_net -net clkl_mode5_0 -pin local_milli t2.c...
- > idm::object_name __CiType_18_305d5738
- > led::connect_net -net clkl_mode5_0 -pin bht_block.clockb...
- > idm::object_name __CiType_18_305d59a8
- > led::connect_net -net clkl_mode5_0 -pin srlz_blk.clockbl...
- > idm::object_name __CiType_18_305d5c18
- > led::connect_net -net clkl_mode5_0 -pin exc_cond.clockbl...
- > idm::object_name __CiType_18_305d5e88
- > led::connect_net -net clkl_mode5_0 -pin slow_mode_dly.cl...
- > idm::object_name __CiType_18_305d60f8
- > led::connect_net -net clkl_mode5_0 -pin dcd_succ disable...
- > idm::object_name __CiType_18_305d6548
- > led::connect_net -net clkl_mode5_0 -pin drain_blk.clockb...
- > idm::object_name __CiType_18_305d67b8
- > led::connect_net -net clkl_mode5_0 -pin dcd_ilc.clockblo...
- > idm::object_name __CiType_18_305d6b18
- > led::connect_net -net clkl_mode5_0 -pin slow_mode_blk.cl...
- > idm::object_name __CiType_18_305d6d88
- > led::connect_net -net clkl_mode5_0 -pin op_cmp_44.clockb....
- > idm::object_name __CiType_18_305d6ff8
- > led::connect_net -net clkl_mode5_0 -pin op_cmp_dsbl.cloc...
- > idm::object_name __CiType_18_305d7268
- > led::connect_net -net clkl_mode5_0 -pin eu_frc_milli.clo...
- > idm::object_name __CiType_18_305d74d8
- > led::connect_net -net clkl_mode5_0 -pin bcr_store_stat.c...
- > idm::object_name __CiType_18_305d7748
- > led::connect_net -net clkl_mode5_0 -pin exc_info.clockbl...
- > idm::object_name __CiType_18_305d7c88
- > led::connect_net -net clkl_mode5_0 -pin spare.clockblock...
- > idm::object_name __CiType_18_305d7ef8

```
> led::connect_net -net clkl_mode5_0 -pin mcset_e1.clockbl...
```

- > idm::object_name __CiType_18_305d8168
- > led::connect_net -net clkl_mode5_0 -pin eu_iu_spare.cloc...
- > idm::object_name __CiType_18_305d83d8
- > led::connect_net -net clkl_mode5_0 -pin dsbl_ovrlp_blk.c...
- > idm::object_name __CiType_18_305d8648
- > led::connect_net -net clkl_mode5_0 -pin inst_fetch.clock...
- > idm::object_name __CiType_18_305d88b8
- > led::connect_net -net clkl_mode5_0 -pin iu_dsbl_ovrlp.cl...
- > idm::object_name __CiType_18_305d8b28
- > led::connect_net -net clkl_mode5_0 -pin ex_in_prog.clock...
- > idm::object_name __CiType_18_305d8d98
- > led::connect_net -net clkl_mode5_0 -pin blk_dcd.clockblo...
- > idm::object_name __CiType_18_305d92d8
- > led::connect_net -net clkl_mode5_0 -pin dcd_succ_dly.clo...
- > idm::object_name __CiType_18_305d9548
- > led::connect_net -net clkl_mode5_0 -pin exec_recov.clock...
- > idm::object_name __CiType_18_305d97b8
- > led::connect_net -net clkl_mode5_0 -pin ru_updt_dly.cloc...
- > idm::object_name __CiType_18_305d9a28
- > led::connect_net -net clkl_mode5_0 -pin iu_rst_fst_t1.cl...
- > idm::object_name __CiType_18_305d9c98
- > led::connect_net -net clkl_mode5_0 -pin inst_store.clock...
- > idm::object_name __CiType_18_305d9f08
- > led::connect_net -net clkl_mode5_0 -pin eu_dsbl_aftr.clo...
- > idm::object_name __CiType_18_305da178
- > led::connect_net -net clkl_mode5_0 -pin dcdsuc_err.clock...
- > idm::object_name __CiType_18_305da3e8
- > led::connect_net -net clkl_mode5_0 -pin dcd_cyl_cnt.cloc...
- > idm::object_name __CiType_18_305da748
- > led::connect_net -net clkl_mode5_0 -pin blk_mcend.clockb...
- > idm::object_name __CiType_18_305da9b8
- > led::connect_net -net clkl_mode5_0 -pin op_44_info.clock...
- > led::connect_net -net clkl_mode5_0 -pin rcvry_reset.cloc...
- > idm::object_name __CiType_18_305daf88
- > led::connect_net -net clkl_mode5_0 -pin br_wrongs.clockb...
- > idm::object_name __CiType_18_305db1f8
- > led::connect_net -net clkl_mode5_0 -pin rstrt_reset.cloc...
- > led::connect_net -net clkl_mode5_0 -pin br_dcd_pend.cloc...
- > idm::get_active_network
- > idm::locate_net -proto_box __CiType_16_30a445c8 -name cl...
- > led::create_net -name clkl_mode6_0
- > idm::object_name __CiType_18_305b1a98
- > led::connect_net -net clkl_mode6_0 -pin gptr_latch/clkl_...
- > idm::object_name __CiType_18_305b89c8
- > led::connect_net -net clkl_mode6_0 -pin slow_mode.clockb...
- > idm::object_name __CiType_18_305b8c38
- > led::connect_net -net clkl_mode6_0 -pin ru_rq_blk.clockb...
- > idm::object_name __CiType_18_305b8ea8
- > led::connect_net -net clkl_mode6_0 -pin iu_rst_fst.clock...
- > idm::object_name __CiType_18_305d17d8
- > led::connect_net -net clkl_mode6_0 -pin iu_restart.clock...
- > idm::object_name __CiType_18_305d1a48

```
> led::connect_net -net clkl_mode6_0 -pin ia_to_if.clockbl...
```

- > idm::object_name __CiType_18_305d1cb8
- > led::connect_net -net clkl_mode6_0 -pin frc_mmode.clockb...
- > idm::object_name __CiType_18_305d1f28
- > led::connect_net -net clkl_mode6_0 -pin local_milli.cloc...
- > idm::object_name __CiType_18_305d2198
- > led::connect_net -net clkl_mode6_0 -pin ia_to_if_t1.cloc...
- > idm::object_name __CiType_18_305d2408
- > led::connect_net -net clkl_mode6_0 -pin mia_to_if.clockb...
- > idm::object_name __CiType_18_305d2678
- > led::connect_net -net clkl_mode6_0 -pin slow_mode_t1.clo...
- > idm::object_name __CiType_18_305d28e8
- > led::connect_net -net clkl_mode6_0 -pin iq_empty_dly.clo...
- > idm::object_name __CiType_18_305d2b58
- > led::connect_net -net clkl_mode6_0 -pin slow_mode_t2.clo...
- > idm::object_name __CiType_18_305d2dc8
- > led::connect_net -net clkl_mode6_0 -pin s390_updt_blk.cl...
- > idm::object_name __CiType_18_305d3038
- > led::connect_net -net clkl_mode6_0 -pin srlz_nomatch.clo...
- > idm::object_name __CiType_18_305d32a8
- > led::connect_net -net clkl_mode6_0 -pin bce_hold_aa.cloc...
- > idm::object_name __CiType_18_305d3518
- > led::connect_net -net clkl_mode6_0 -pin srlz_actn.clockb...
- > idm::object_name __CiType_18_305d3878
- > led::connect_net -net clkl_mode6_0 -pin op 44 dcd.clockb...
- > idm::object_name __CiType_18_305d3ae8
- > led::connect_net -net clkl_mode6_0 -pin op_cmp_tr.clockb...
- > idm::object_name __CiType_18_305d3d58
- > led::connect_net -net clkl_mode6_0 -pin num_dcd.clockblo...
- > idm::object_name __CiType_18_305d40b8
- > led::connect_net -net clkl_mode6_0 -pin mia_to_if_t1.clo...
- > idm::object_name __CiType_18_305d4328
- > led::connect_net -net clkl_mode6_0 -pin eu_op_encode.clo...
- > idm::object_name __CiType_18_305d4fe8
- > led::connect_net -net clkl_mode6_0 -pin frc_blk_1cyc.clo...
- > idm::object_name __CiType_18_305d5258
- > led::connect_net -net clkl_mode6_0 -pin local_milli_t1.c...
- > idm::object_name __CiType 18 305d54c8
- > led::connect_net -net clkl_mode6_0 -pin local_milli_t2.c...
- > idm::object_name __CiType_18_305d5738
- > led::connect_net -net clkl_mode6_0 -pin bht_block.clockb...
- > idm::object_name __CiType_18_305d59a8
- > led::connect_net -net clkl_mode6_0 -pin srlz_blk.clockbl...
- > idm::object_name __CiType_18_305d5c18
- > led::connect_net -net clkl_mode6_0 -pin exc_cond.clockbl...
- > idm::object_name __CiType 18 305d5e88
- > led::connect_net -net clkl_mode6_0 -pin slow_mode_dly.cl...
- > idm::object_name __CiType_18_305d60f8
- > led::connect_net -net clkl_mode6_0 -pin dcd_succ_disable...
- > idm::object_name __CiType_18_305d6548
- > led::connect_net -net clkl_mode6_0 -pin drain_blk.clockb...
- > idm::object_name _ CiType 18 305d67b8
- > led::connect_net -net clkl_mode6_0 -pin dcd_ilc.clockblo...
- > idm::object_name __CiType_18_305d6b18
- > led::connect_net -net clkl_mode6_0 -pin slow_mode_blk.cl...

```
> idm::object_name __CiType_18_305d6d88
```

- > led::connect_net -net clkl_mode6_0 -pin op_cmp_44.clockb...
- > idm::object_name __CiType_18_305d6ff8
- > led::connect_net -net clkl_mode6_0 -pin op_cmp_dsbl.cloc...
- > idm::object_name __CiType_18_305d7268
- > led::connect_net -net clkl_mode6_0 -pin eu_frc_milli.clo...
- > idm::object_name __CiType_18_305d74d8
- > led::connect_net -net clkl_mode6_0 -pin bcr_store_stat.c...
- > idm::object_name __CiType_18_305d7748
- > led::connect_net -net clkl_mode6_0 -pin exc_info.clockbl...
- > idm::object_name __CiType_18_305d7c88
- > led::connect_net -net clkl_mode6_0 -pin spare.clockblock...
- > idm::object_name __CiType_18_305d7ef8
- > led::connect_net -net clkl_mode6_0 -pin mcset_e1.clockbl...
- > idm::object_name __CiType_18_305d8168
- > led::connect_net -net clkl_mode6_0 -pin eu_iu_spare.cloc...
- > idm::object_name __CiType_18_305d83d8
- > led::connect_net -net clkl_mode6_0 -pin dsbl_ovrlp_blk.c...
- > idm::object_name __CiType_18_305d8648
- > led::connect_net -net clkl_mode6_0 -pin inst_fetch.clock...
- > idm::object_name __CiType_18_305d88b8
- > led::connect_net -net clkl_mode6_0 -pin iu_dsbl_ovrlp.cl...
- > idm::object_name __CiType_18_305d8b28
- > led::connect_net -net clkl_mode6_0 -pin ex_in_prog.clock...
- > idm::object_name __CiType_18_305d8d98
- > led::connect_net -net clkl_mode6_0 -pin blk_dcd.clockblo...
- > idm::object_name __CiType_18_305d92d8
- > led::connect_net -net clkl_mode6_0 -pin dcd_succ_dly.clo...
- > idm::object_name __CiType_18_305d9548
- > led::connect_net -net clkl_mode6_0 -pin exec_recov.clock...
- > idm::object_name __CiType_18_305d97b8
- > led::connect_net -net clkl_mode6_0 -pin ru_updt_dly.cloc...
- > idm::object_name __CiType_18_305d9a28
- > led::connect_net -net clkl_mode6_0 -pin iu_rst_fst_t1.cl...
- > idm::object_name __CiType_18_305d9c98
- > led::connect_net -net clkl_mode6_0 -pin inst_store.clock...
- > idm::object_name __CiType_18_305d9f08
- > led::connect_net -net clkl_mode6_0 -pin eu_dsbl_aftr.clo...
- > idm::object_name __CiType_18_305da178
- > led::connect_net -net clkl_mode6_0 -pin dcdsuc_err.clock...
- > idm::object_name __CiType_18_305da3e8
- > led::connect_net -net clkl_mode6_0 -pin dcd_cyl_cnt.cloc...
- > idm::object_name __CiType_18_305da748
- > led::connect_net -net clkl_mode6_0 -pin blk_mcend.clockb...
- > idm::object_name __CiType_18_305da9b8
- > led::connect_net -net clkl_mode6_0 -pin op_44_info.clock...
- > idm::object_name __CiType_18_305dad18
- > led::connect_net -net clkl_mode6_0 -pin rcvry_reset.cloc...
- > idm::object_name __CiType_18_305daf88
- > led::connect_net -net clkl_mode6_0 -pin br_wrongs.clockb...
- > led::connect_net -net clkl_mode6_0 -pin rstrt_reset.cloc...
- > idm::object_name __CiType_18_305db468
- > led::connect_net -net clkl_mode6_0 -pin br_dcd_pend.cloc...
- > CTE::cte_lcb_drv {MERGE_BOOKS TRUE}

```
[cte_lcb_drv]: (W) Internal error: Row 1 for XRFCBA has errors
[cte_lcb_drv]: (W) Internal error : Row 2 for cb_clk_32_1 has errors
[cte_lcb_drv]: (W) Internal error: Row 4 for cb_mode_block has errors
[cte_lcb_drv]: Merging books by DRV input nets due to MERGE_BOOKS setting.
[cte_lcb_drv]: Merging of LCB/DRV books only based on input pins matching exactly.
                Usage box name
Index
                                             Def box name inputs
[cte_lcb_drv]: Merging books by LCB input nets due to MERGE_BOOKS setting.
[cte_lcb_drv]: Merging of LCB/DRV books only based on input pins matching exactly.
[cte_lcb_drv]: Transferred ru_rq_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ru_rq_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ru_rq_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_restart.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_restart.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_restart.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred frc_mmode.reg_n.lat_0 pin c1 to slow mode.clockblock
[cte_lcb_drv]: Transferred frc_mmode.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred frc_mmode.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if_t1.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if_t1.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ia_to_if_t1.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred mia_to_if.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred mia_to_if.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred mia_to_if.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t1.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t1.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t1.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred iq_empty_dly.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iq_empty_dly.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iq_empty_dly.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t2.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t2.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_t2.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred s390_updt_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred s390_updt_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred s390_updt_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_nomatch.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_nomatch.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_nomatch.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred bce_hold_aa.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bce_hold_aa.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bce_hold_aa.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_0 pin clka to slow_mode.clockblock
```

```
[cte_lcb_drv]: Transferred srlz_actn.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_dcd.reg_n.lat_0 pin c1 to slow_mode.clockblock
cte_lcb_dryl: Transferred op_44_dcd.req_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_dcd.reg_n.lat_0 pin clka to slow_mode.clockblock
Icte Icb dryl: Transferred op cmp tr.reg n.lat 0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_tr.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_tr.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred num_dcd.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred num_dcd.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred num_dcd.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred num_dcd.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred num_dcd.reg_n.lat_0 pin clka to slow_mode.clockblock
Icte Icb dryl: Transferred num dcd.reg n.lat 1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred mia_to_if_t1.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred mia_to_if_t1.reg_n.lat_0 pin c2 to slow_mode.clockblock
cte lcb dryl: Transferred mia to if t1.reg n.lat 0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte lcb drv]: Transferred eu op encode.reg n.lat 2 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_3 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_4 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_5 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_6 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_7 pin c1 to slow_mode.clockblock
[cte |cb drv]: Transferred eu_op_encode.reg_n.lat_8 pin c1 to slow_mode.clockblock
Icte |cb drvl: Transferred eu op encode.reg_n.lat_9 pin c1 to slow_mode.clockblock
cte lcb_drv]: Transferred eu_op_encode.reg_n.lat_10 pin c1 to slow_mode.clockblock
[cte | cb | dry]; Transferred eu op encode.reg | n.lat | 11 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_2 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_3 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_4 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_5 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_6 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_7 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_8 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_9 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred_eu_op_encode.reg_n.lat_10 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_11 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_dry]: Transferred eu_op_encode.reg_n.lat_2 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_3 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_4 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_5 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_6 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred_eu_op_encode.reg_n.lat_7 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_8 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_9 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_10 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_op_encode.reg_n.lat_11 pin clka to slow_mode.clockblock
fcte lcb drv]: Transferred frc blk_1cyc.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred frc_blk_1cyc.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred frc_blk_1cyc.reg_n.lat_0 pin clka to slow_mode.clockblock
```

```
[cte_lcb_drv]: Transferred local_milli_t1.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli_t1.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli_t1.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli_t2.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli_t2.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred local_milli_t2.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred bht_block.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bht_block.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bht_block.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred srlz_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_cond.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_cond.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_cond.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_dly.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_dly.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_dly.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_2 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_2 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_disable_scan.reg_n.lat_2 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred drain_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred drain_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred drain_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_ilc.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred slow_mode_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_44.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_44.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_44.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_dsbl.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_dsbl.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_cmp_dsbl.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_frc_milli.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_frc_milli.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_frc_milli.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred bcr_store_stat.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bcr_store_stat.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred bcr_store_stat.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_2 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_3 pin c1 to slow_mode.clockblock
```

```
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_1 pin c2 to slow_mode.clockblock
Icte lcb dryl: Transferred exc info.reg n.lat 2 pin c2 to slow mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_3 pin c2 to slow_mode.clockblock
Icte Icb dryl: Transferred exc info.reg n.lat 0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.req_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_2 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exc_info.reg_n.lat_3 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred spare.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred spare.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred spare.reg_n.lat_0 pin clka to slow_mode.clockblock
Icte |cb dry|: Transferred mcset e1.reg n.lat 0 pin c1 to slow_mode.clockblock
cte lcb dryl: Transferred mcset e1.reg n.lat 0 pin c2 to slow mode.clockblock
[cte |cb drv]: Transferred mcset e1.reg n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_iu_spare.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_iu_spare.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_iu_spare.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dsbl_ovrlp_blk.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dsbl_ovrlp_blk.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dsbl_ovrlp_blk.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred inst_fetch.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred inst_fetch.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred inst_fetch.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_dsbl_ovrlp.reg_n.lat_0 pin c1 to slow_mode.clockblock
Icte Icb dryl: Transferred iu dsbl ovrlp.reg n.lat 0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_dsbl_ovrlp.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred ex_in_prog.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ex_in_prog.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ex_in_prog.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_2 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_3 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]; Transferred blk_dcd.reg_n.lat_2 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_3 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]; Transferred blk_dcd.reg_n.lat_2 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_dcd.reg_n.lat_3 pin clka to slow_mode.clockblock
[cte_lcb_dry]: Transferred dcd_succ_dly.req_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_dly.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_succ_dly.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred exec_recov.req_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exec_recov.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred exec_recov.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte | cb | dry]: Transferred ru | updt | dly.req | n.lat_0 | pin | c1 | to | slow_mode.clockblock
[cte_lcb_drv]: Transferred ru_updt_dly.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred ru_updt_dly.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst_t1.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst_t1.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred iu_rst_fst_t1.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred inst_store.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred inst_store.reg_n.lat_0 pin c2 to slow_mode.clockblock
```

```
[cte_lcb_drv]: Transferred inst_store.reg_n.lat_0 pin clka to slow_mode.clockblock
 [cte_lcb_drv]: Transferred eu_dsbl_aftr.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_dsbl_aftr.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred eu_dsbl_aftr.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcdsuc_err.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcdsuc_err.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcdsuc_err.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred dcd_cyl_cnt.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_mcend.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_mcend.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred blk_mcend.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_1 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_1 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred op_44_info.reg_n.lat_1 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred rcvry_reset.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred rcvry_reset.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred rcvry_reset.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_wrongs.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_wrongs.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_wrongs.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred rstrt_reset.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred rstrt_reset.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred rstrt_reset.reg_n.lat_0 pin clka to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_dcd_pend.reg_n.lat_0 pin c1 to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_dcd_pend.reg_n.lat_0 pin c2 to slow_mode.clockblock
[cte_lcb_drv]: Transferred br_dcd_pend.reg_n.lat_0 pin clka to slow_mode.clockblock
Index
                Usage box name
                                            Def box name inputs
          slow_mode.clockblock
                                               XRFCBA 10
[cte_lcb_drv]: Found 1 LCBs and created 5 new LCBs
[cte_lcb_drv]: Found 1 DRVs and created 0 new DRVs
       > idm::filter -on gates -expr {[regexp XRFCBA @def_name ]}
        > idm::object_name __CiType_18_305b89c8
[cte_fixmodeblock.tcl]: slow_mode.clockblock
        > idm::object_name __CiType_18_305b89c8
        > rebind -gates slow_mode.clockblock -new_cell cb_clk_32_1...
        > idm::object_name __CiType_18_305db468
[cte_fixmodeblock.tcl]: slow_mode.clockblock_1
        > idm::object_name __CiType_18_305db468
        > rebind -gates slow_mode.clockblock_1 -new_cell cb_clk_32...
        > idm::object_name __CiType_18 305db1f8
[cte_fixmodeblock.tcl]: slow_mode.clockblock_2
        > idm::object_name __CiType_18_305db1f8
        > rebind -gates slow_mode.clockblock_2 -new_cell cb_clk_32...
        > idm::object_name __CiType_18_305daf88
[cte_fixmodeblock.tcl]: slow_mode.clockblock_3
        > idm::object_name __CiType_18_305daf88
        > rebind -gates slow_mode.clockblock_3 -new_cell cb_clk_32...
```

```
> idm::object_name __CiType_18_305dad18
[cte_fixmodeblock.tcl]: slow_mode.clockblock_4
```

- > idm::object_name __CiType_18_305dad18
- > rebind -gates slow_mode.clockblock_4 -new_cell cb_clk_32...
- > idm::object_name __CiType_18_305da9b8

[cte_fixmodeblock.tcl]: slow_mode.clockblock_5

- > idm::object_name __CiType_18_305da9b8
- > rebind -gates slow_mode.clockblock_5 -new_cell cb_clk_32...
- > cleanse
- > padnet

[[padnet]]: (W) Feed-thru or mult-PO net dcd_succ_last_t1 has been renamed to dcd_succ_last_t1&0 at proto pin dcd_succ_last_t1 because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net dcd_success_tr has been renamed to dcd_success_tr&0 at proto pin dcd_success_tr because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net dcd_succ_first_t1 has been renamed to dcd_succ_first_t1&0 at proto pin dcd_succ_first_t1 because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_milli_mode_t1 has been renamed to iu_milli_mode_t1&0 at proto pin iu_milli_mode_t1 because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_milli_mode_t2 has been renamed to iu_milli_mode_t2&0 at proto pin iu_milli_mode_t2 because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_exc_cond has been renamed to iu_exc_cond&0 at proto pin iu_exc_cond because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_intrupt_info(0) has been renamed to iu_intrupt_info&0(0) at proto pin iu_intrupt_info(0) because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_intrupt_info(1) has been renamed to iu_intrupt_info&0(1) at proto pin iu_intrupt_info(1) because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_intrupt_info(2) has been renamed to iu_intrupt_info&0(2) at proto pin iu_intrupt_info(2) because itconnects to multiple proto pins.

[[padnet]]: (W) Feed-thru or mult-PO net iu_intrupt_info(3) has been renamed to iu_intrupt_info&0(3) at proto pin iu_intrupt_info(3) because itconnects to multiple proto pins.

> summary_report

The model <IDCDSUC> has:

122 **Primary Inputs Primary Outputs** 73 Primary BIDIs 0 Signals 1033 810 Gate Count = 1757 Connections Master REG Bits 83 Slave REG Bits 83 Internal Area 550 External Area 0 Gates/Connects 0.461013 **Fanout Count** 1757 Average Fanout 1.700871 Avg Tech Box Size = 0.679012 Tech Box Size Stddev = 0.008999 0.000000 Power

R-E-A-LS-T-A-T-I-S-T-I-C-S***

Real signals = 659
Real boxes = 435
Real connections = 1382
Real LSTs = 2041

```
Real ICells/box
                        1.264368
 Real LSTs/box
                         4.691954
 Real nets/box
                =
                        1.514943
 Cell
              Total
 Each
               Cell
Type Cnt Boxname
                             Power Level Function Int Ext Power Int Ext Power
 164
       AND
                                     AND
                                >
                                            0
                                                0
                                                   0.000
                                                           0
                                                                0.000
 180
       BRKPT
                                     BRKPT
                                               0
                                                   0.000
                                 >
                                                              0
                                                                  0.000
 195
       IOPAD
                                     IOPAD
                                                  0
                                                                 0.000
                                 >
                                              0
                                                    0.000
                                                             0
 62
      NAND
                                     NAND
                                             0
                                                 0
                                                    0.000
                                                            0
                                                                 0.000
 23
      NOR
                                     NOR
                                            0
                                                0.000
                                                           0
                                                               0.000
 91
      OR
                                    OR
                                          0
                                              0
                                                 0.000
                                                         0
                                                              0.000
 83
      XDLATCORE
                                         REG
                                                0
                                                    0.000
                                                              0
                                                                   0.000
  1
      cb_mode_block
                                   > SEQUENTIAL
                                                    70
                                                         0.000
                                                                   70
  6
      cb_clk_32_1
                                 > SEQUENTIAL
                                                 80 0 0.000 480
                                                                      0.000
  5
      XOR
                                    XOR
                                           0
                                               0.000
                                                          0
                                                              0.000
[End of measure]
[measure]: Execution time was 0.0 seconds.
    > hidetech HIDE(BLACKBOX)
    > summary_report
The model <IDCDSUC> has:
Primary Inputs
                           122
 Primary Outputs
                            73
 Primary BIDIs
                            0
 Signals
                        1033
Gate Count
                          810
 Connections
                          1757
Master REG Bits
                            83
Slave REG Bits
                            83
Internal Area
                          550
External Area
                           0
Gates/Connects
                         0.461013
Fanout Count
                          1757
Average Fanout
                         1.700871
Avg Tech Box Size =
                          0.679012
Tech Box Size Stddev =
                           0.008999
Power
              =
                      0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
Real signals
               =
                          659
Real boxes
                          435
Real connections
                           1382
Real LSTs
                         2041
Real ICells/box
                        1.264368
Real LSTs/box
                        4.691954
Real nets/box
                        1.514943
Cell
             Total
Each
              Cell
Type Cnt Boxname
                             Power Level Function
                                                  Int Ext Power Int Ext Power
164
      AND
                                     AND
                                            0
                                                0.000
                                                           0
                                                               0.000
180
      BRKPT
                                     BRKPT
                                              0
                                                  0.000
                                                             0
                                                                 0.000
```

```
195
        IOPAD
                                          IOPAD
                                                    0
                                                        0.000
                                                                         0.000
                                          NAND
                                                   0
                                                        0.000
                                                                    0
                                                                            0.000
       NAND
                                                                         0
 62
                                                          0.000
                                                                   0
                                                                        0
                                                                           0.000
       NOR
                                          NOR
                                                  0
                                                      0
 23
                                                    0.000
                                                                      0.000
                                         OR
                                                0
                                                                 0
       OR
 91
                                                           0.000
                                                                            0.000
       XDLATCORE
                                              REG
                                                      0
                                                                        0
 83
                                                                            70
                                        > SEQUENTIAL
                                                          70
                                                                0.000
                                                                                  0.000
       cb_mode_block
  1
                                                                                0.000
                                     > SEQUENTIAL
                                                        80
                                                              0
                                                                 0.000 480
  6
       cb_clk_32_1
                                                    0.000
                                                                       0.000
       XOR
                                         XOR
                                                 0
                                                                  0
[End of measure]
[measure]: Execution time was 0.0 seconds.
   > source ap unmap rea.tcl
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/gp_unmap_reg.tcl
    > observe -none
[qp_unmap_reg.tcl]: Unmapping all gates bound to: cmsff_sc_a
[gp_unmap_reg.tcl]: Unmapping all gates bound to: cns_msff_a
[gp_unmap_reg.tcl]: Unmapping all gates bound to: csl_scan_a
[gp_unmap_reg.tcl]: Unmapping all gates bound to: csl_ns_a
[gp_unmap_reg.tcl]: Unmapping all gates bound to: cls_msc_a
[gp_unmap_reg.tcl]: Unmapping all gates bound to: cs_cns_msffa
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CMSFF_SC_A
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CNS_MSFF_A
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CSL_SCAN_A
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CSL_NS_A
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CSL_MSC_A
[gp_unmap_reg.tcl]: Unmapping all gates bound to: CS_CNS_MSFFA
[qp_unmap_reg.tcl]: Unmapping all gates bound to: VHDLLAT6S
[gp_unmap_reg.tcl]: Unmapping all gates bound to: VHDLDLATS
[gp_unmap_reg.tcl]: Unmapping all gates bound to: VHDLLAT2S
[gp_unmap_reg.tcl]: Unmapping all gates bound to: VHDLLAT5S
[gp_unmap_reg.tcl]: Unmapping all gates bound to: XDLATR
[gp_unmap_reg.tcl]: Unmapping all gates bound to: XDLATCORE
[gp_unmap_reg.tcl]: Unmapping all gates bound to: XSCANCORE
    > nextbox xpndregs
[multiclk]: Release 1.0 Compiled on Feb 17 1999 at 16:37:02.
[multiclk]: There are 2 clock pins and 6 clock blocks
   > cleanse
  > check model report
[BD-40132]: Network IDCDSUC has no potential problems.
[ctesynz_cp.tcl]: SEARCH auto_path set to . ./tcl ./dll /afs/apd.pok.ibm.com/u/lacevl/tcl
/afs/apd.pok.ibm.com/u/laceyl/dll /afs/watson/projects/vlsi/cte/tools/bd2/0401v2/cte/2.0/tcl
/afs/watson/projects/vlsi/cte/tools/bd2/0401v2/cte/2.0/dll /afs/watson/projects/vlsi/cte/tools/synzilla/1.0/tcl
/afs/watson/projects/vlsi/cte/tools/synzilla/1.0/dll
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0/tcl
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0/dll
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/dft
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/.
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/wizard/3.1/dll
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/.
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/.
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/.
```

```
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/einstimer/3.1/.dll-rs_aix41/.
/afs/eda/project/EinsTimer/0301.stage/modules/einstimer/3.1/dll
/afs/eda.fishkill.ibm.com/prod/einstimer/3.1/dll
 ***** start Synzilla *****
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/write_synz.tcl
     > use cds
The Constant Delay Synthesis Engine is under development and should
be considered experimental.
      > use_cds
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/hnl.dll
hnl.dll version 1.0 (Apr 14 1999 18:12:01)
HNL Banner
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/synzext.dll
synzext.dll version 1.1 (Apr 14 1999 17:23:02)
Synzilla Extension
       > write_top -dir /data/laceyl/synztmp/IDCDSUC -root IDCDSUC
bdz> export_envs 1
       > write_vim_as_hnl -file /data/laceyl/synztmp/IDCDSUC/IDCD...
bdz> synzprep
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/synzprep.tcl
           > expand -view HISVHDL -hierarchy -hide
bdz> post_expand
             > sweep
             > delbrkpt BREAKLOOPS
             > brkloops
             > nextnet {delkey( EDIFNAME )}
             > nextbox {delkey( EDIFNAME )}
                  > set_nochange
                  > rtolbox_with_test test_key(IOPAD_LOCATION,2),rm_dangling...
                  > Itorbox_with_test test_key(IOPAD_LOCATION,1),rm_dangling...
                  > sweep
                > nochange
             > nextbox_with_test test_key(IOPAD_LOCATION,2),resolve_net...
             > nextbox_with_test test_key(IOPAD_LOCATION,1),resolve_net...
             > sweep
             > nextbox merge_dots()
             > nextbox dot2ms()
             > nextnet {ms2dot( BUS )}
          > good names
Good names for IDCDSUC
                                                     Count
                                                                User
                                                                         Like
                                                                                   New
For all nets
                               1033
                                        66.12%
                                                   13.84%
                                                             20.04%
For register output nets
                             166
                                   100.00%
                                                0.00%
                                                          0.00%
For break point input nets
                              180
                                    100.00%
                                                 0.00%
                                                           0.00%
For model input/output nets
                               195
                                      94.87%
                                                 5.13%
                                                            0.00%
                                                      Count
                                                                  User
                                                                            Like
                                                                                     New
For all boxes
                                810
                                       53.58%
                                                   0.00%
                                                            46.42%
For register boxes
                                83
                                      100.00%
                                                   0.00%
                                                             0.00%
          > view_name_is VHDL1076
          > view_name_is HIAVIEW
          > view_name_is HISVHDL
             > proto_get_int HIS_BD_VIM_SYNC,0
```

- > proto_get_int HISPREPSCN,0
- > view_name_is BSN
- > good_names

Good names for IDCDSUC

			Cou	nt User	Like	New
For all nets	103	3 66.12%	13.84%	20.04%		
For register output nets	166	100.00%	0.00%	0.00%		
For break point input nets	180	100.00%	0.00%	0.00%		
For model input/output nets	195	94.87%	5.13%	0.00%		

Count User Like New For all boxes 810 53.58% 0.00% 46.42%

For all boxes 810 53.58% 0.00% 46.42% For register boxes 83 100.00% 0.00% 0.00%

- > copyinfo
 - > any_dontcare
 - > nextbox_with_test test_syn_hide(!HIDE_MAP,!HIDE_DOMINANT...
 - > nextbox_with_test test_syn_hide(!HIDE_MAP),decode_or
 - > nextbox_with_test test_syn_hide(!HIDE_MAP),decode_and
 - > propcon 1
 - > cleanup 1
 - > nextbox prep_minterm,minterm
 - > any_dontcare
 - > cleanse
 - > nextbox mapterm
 - > has_children CONSTANT
 - > nextbox mapcon
 - > nextbox_with_test test_syn_hide(HIDE_MAP),mapcomp,mapadd...

[mapadd]: Execution time was 0.0 seconds.

- > nextbox xpndcomp
- > nextbox xpndmux
- > nextbox xpndsel,xpnddcd
- > nextbox xpndadd
- > nextbox xpndao
- > nextbox xpndcsa
- > cleanse
- > fixpads
- > unpadnet
- > good_names

Good names for IDCDSUC

			Cou	nt User	Like	New
For all nets	838	8 75.30%	0.00%	24.70%		
For register output nets	166	100.00%	0.00%	0.00%		
For break point input nets	180	100.00%	0.00%	0.00%		
For model input/output nets	185	100.00%	0.00%	0.00%		

Count User Like New For all boxes 615 70.57% 0.00% 29.43% For register boxes 83 100.00% 0.00% 0.00%

- > synzexpnd -hierarchy
- > checksrc
- > msg::get_level -msgid BD-41519
- > msg::set_level -msgid BD-41519 -hidden
 - > expand -view SYNZ_EXPANSIONS -hide -copy_all_keys

```
bdz> post_expand
                 > sweep
                 > delbrkpt BREAKLOOPS
                 > brkloops
                 > nextnet {delkey( EDIFNAME )}
                 > nextbox {delkey( EDIFNAME )}
                      > set_nochange
                      > rtolbox_with_test test_key(IOPAD_LOCATION,2),rm_dangling...
                      > ltorbox_with_test test_key(IOPAD_LOCATION,1),rm_dangling...
                      > sweep
                    > nochange
                 > nextbox_with_test test_key(IOPAD_LOCATION,2),resolve_net...
                 > nextbox_with_test test_key(IOPAD_LOCATION,1),resolve_net...
                 > nextbox merge_dots()
                 > nextbox dot2ms()
                 > nextnet {ms2dot( BUS )}
              > expand -view SYNZ_EXPANSIONS -hide -copy_all_keys
bdz> post_expand
                 > sweep
                 > delbrkpt BREAKLOOPS
                 > brkloops
                 > nextnet {delkey( EDIFNAME )}
                 > nextbox {delkey( EDIFNAME )}
                     > set nochange
                     > rtolbox_with_test test_key(IOPAD_LOCATION,2),rm_dangling...
                     > ltorbox_with_test test_key(IOPAD_LOCATION,1),rm_dangling...
                     > sweep
                    > nochange
                > nextbox_with_test test_key(IOPAD_LOCATION,2),resolve_net...
                > nextbox_with_test test_key(IOPAD_LOCATION,1),resolve_net...
                > sweep
                > nextbox merge_dots()
                > nextbox dot2ms()
                > nextnet {ms2dot( BUS )}
          > msg::set_level -msgid BD-41519 -warning
[SynzExt-19]: Wrote design hierarchy IDCDSUC with 2 proto boxes to HNL file
'/data/laceyl/synztmp/IDCDSUC/IDCDSUC.hnl'
        > write_timer_parms -file /data/laceyl/synztmp/IDCDSUC/IDC...
[ICM-15]: >Begin...Parms Export
        for file /data/laceyl/synztmp/IDCDSUC/IDCDSUC.tparms.
[ICM-16]: <End.....Parms Export.
       > write_lib -file /data/laceyl/synztmp/IDCDSUC/IDCDSUC/CC8...
[SynzExt-22]: Writing to file /data/laceyl/synztmp/IDCDSUC/IDCDSUC/CC8S.lib
Please wait while the Constant Delay Synthesis engine is initialized...
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/tcl/8.0/dll-rs6000/expect.dll
expect.dll version 5.26 (Nov 19 1998 15:52:48)
Expect Tcl extension
    > observe
observe -none -ci_cmds read_bdz -remove -dir /data/laceyl/synztmp/IDCDSUC -file IDCDSUC -libanal
bscc8_anal.tcl -no_liblint -no_interact -no_assert Loading:
/data/laceyl/synztmp/IDCDSUC/IDCDSUC/top.tcl
```

```
Svnz
                                                                      Nutshell version 1.672
                                                   Licensed Materials - Property of IBM
(03-25-1999)
                        (C) Copyright IBM Corporation 1997
5765-XXX
                                                                               All Rights Reserved
Install Directory: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/nutshell/1.0 Machine: bsp5n11, AIX
4.1 32bit, 595 POWER2 (L1 i32k d128k, L2 0k), 1 cpu Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/.synz Binding:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/hnl.dll hnl.dll version 1.0 (Apr 14 1999
18:12:01) HNL Banner Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/dll/license.dll
license.dll version 3.1 (Apr 07 1999 14:28:56) Binding:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/timer.dll timer.dll version 1.0 (Apr 14
                                                      CMVC Release Level: 03.01
                                                                                         Compiled: Fri
1999 18:12:09) [ET-0101]:Initializing EinsTimer...
Feb 5 09:05:11 1999 [ET-0102]:EinsTimer Version 3 Release 1
                                                                     Licensed Materials-Property of
                                                           All rights reserved.
          5765-801 (C) Copyright IBM Corp. 1994-97
                                                                                           US
                                                                                         by GSA
Government Users Restricted Rights -
                                            Use, duplication or disclosure restricted
Schedule Contract with IBM Corp.
                                              "IBM" and "EinsTimer" are trademarks of
"International Business Machines" [ET-0110]:License obtained for ..... EinsTimer 1.1 Binding:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/synzilla.dll synzilla.dll version 1.0 (Apr
16 1999 10:14:14) Synzilla Build Version: 1.0.219 Load calculator version 2 - initialized Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/synz_init.tcl Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/create attributes.tcl Loading:
/afs/apd.pok.ibm.com/u/laceyl/.synz variables Interactive nutshell, "help" for help, "exit" or ctrl-d to exit.
\square[7msynz\square[0m\square[1m@bsp5n11>\square[0m
□[14Cobserve -none -ci_cmds □[7msynz□[0m□[1m@bsp5n11>□[0m
[14Cread_bdz -remove -dir /data/laceyl/synztmp/IDCDSUC -file IDCDSUC -libanal bscc8_anal.tcl
-no liblint -no interact -no assert Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/read_bdz.tcl
                                                                              > echo {synz interact 0}
                     > read timer parms -file /data/laceyl/synztmp/IDCDSUC/IDCD... ICM-015 I:
synz interact 0
                               for file /data/laceyl/synztmp/IDCDSUC/IDCDSUC.tparms. ICM-016 I:
>Begin...Parm Reader
                                    > echo {Reading library file /data/laceyl/synztmp/IDCDSUC/...
<End.....Parm Reader.
Reading library file /data/laceyl/synztmp/IDCDSUC/IDCDSUC/CC8S.lib
                                                                            > msg::get level -msgid
                 > msg::set_level -msgid MASK-108 -hidden
                                                                  > msg::set_level -msgid MASK-108
MASK-108
                > load_cdc_rule -rule /afs/apd/func/vlsi/alliance00/bscc8/... [ET-1757]:Initializing CDC...
-warning
[ET-1758]: Rule
                   = /afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/IEEEinterface_RS6K [ET-1759]: Sub
Rules =
/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/:/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/%RULENAME
[ET-1760]: Tables
/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/:/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/tables:/afs/apd/fu
nc/vlsi/alliance00/bscc8/prod/ndr/../tables:/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/%RULENAME
[ET-0607]: Starting the dynamic link to CDC for rule:
/afs/apd/func/vlsi/alliance00/bscc8/prod/ndr/IEEEinterface_RS6K [DCL-0512]: DCL Runtime Environment
                  Last compiled on Apr 12 1999 at 10:00:33. [DCL-0642]: I am running in process ID
147522 [DCL-17001]: RLEV: DCMinterface rule, version v1.0.2 IEEE 1481-1998, technology GENERIC,
-19009]: CAP: Setting DEFAULT PINCAP value to: 0 as defined by environment variable
<DCM_DEFAULT_PINCAP> [DCL-17001]: RLEV: Methods subrule, version v1.0.2 IEEE 1481-1998,
was compiled on 14:17:39 at Mar 12 1999 [DCL-19021]: INFO: Maximum number of DCM messages to
be printed has been set to 100000000 [DCL-17001]: RLEV: LimitPrint subrule, version v1.0 IEEE
1481-1998, was compiled on 14:17:44 at Mar 12 1999 [DCL-17001]: RLEV: printSummary subrule,
version v1.0 IEEE 1481-1998, was compiled on 14:18:37 at Mar 12 1999 [DCL-17001]: RLEV: Ceffective
subrule, version v1.0 IEEE 1481-1998, was compiled on 14:17:50 at Mar 12 1999 [DCL-19000]: ENV:
Environment variable < DCMCAPTHRESHOLD> NOT set by user. [DCL-19017]: CAP: EffectiveC Cap
Threshold not set. [DCL-17001]: RLEV: techSpec subrule, version v1.0.3 IEEE 1481-1998, was compiled
on 14:17:56 at Mar 12 1999 [DCL-17001]: RLEV: WireLoad subrule, version v1.0.1 IEEE 1481-1998, was
compiled on 14:18:04 at Mar 12 1999 [DCL-17001]: RLEV: WireLoad table, Version 1.0.1 IEEE
1481-1998 Technology SA27, was compiled on 14:18:04 at Mar 12 1999 [DCL-17040]: The available
wireload model levels are: 5lm, 6lm [DCL-17002]: Environmental variable DCMWireLoadLevels not set
```

using default. [DCL-17001]: RLEV: NetDelay subrule, version v1.0 IEEE 1481-1998, was compiled on 14:18:12 at Mar 12 1999 [DCL-17001]: RLEV: cellName subrule, version v1.5 IEEE 1481-1998, was compiled on 14:18:17 at Mar 12 1999 [DCL-17001]: RLEV: CellName parser subrule, version v1.0.5 IEEE 1481-1998, was compiled on 14:18:30 at Mar 12 1999 [DCL-17001]: RLEV: Defaults subrule. version v1.0.4 IEEE 1481-1998, was compiled on 14:18:40 at Mar 12 1999 [DCL-17012]: Using the default supplied bomFile [DCL-17001]: RLEV: _cc8s_rules_r subrule, version v1.0.9 IEEE 1481-1998, was compiled on 09:32:54 at Apr 12 1999 [DCL-17001]: RLEV: _cc8s_latches_r subrule, version v1.0.9 IEEE 1481-1998, was compiled on 12:12:01 at Apr 6 1999 [DCL-17001]: RLEV: railCache subrule, version v1.0 IEEE 1481-1998, was compiled on 14:18:52 at Mar 12 1999 [DCL-17020]: Environmental variable DCMDoRangeCheck set to do no reporting. [ET-0655]:IEEE standard interface version "IEEE 1481-1998" for technology "GENERIC". Library identification: "IBM_GENERIC". [ET-0652]:Could not find IEEE standard routine dpcmGetDelayGradient in rules. Substituting dummy routine. [ET-0652]:Could not find IEEE standard routine dpcmGetSlewGradient in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmGetAETCellPowerWithSensitivity in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmGroupGetSettlingTime in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmGroupGetSimultaneousSwitchTime in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmCalcPartialSwingEnergy in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmSetInitialState in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmFillPinCache in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmFreePinCache in rules. Substituting dummy routine. [ET-0653]:Could not find IEEE standard power routine dpcmGetNetEnergy in rules. Substituting dummy routine. [ET-0611]:Dynamic link to CDC rule complete. [HNLIO-2007]: Loaded library 'HISVHDL'. > hnl::hnl_nets_preserve -initialize > echo SYNZ_READ_BDZ SYNZ_READ_BDZ > source bscc8_anal.tcl Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/bscc8_anal.tcl > echo {Setting picap to 0.2} Setting picap to 0.2 > hnl::get_active_idesign > load_units -femto > time units -pico > hnl_attr_get_by_name -obj_type port -name PIN_FUNCTION top level created for design: IDCDSUC, analysis mode: SLOW_CHIP. [ET-1709]:Could not find clock or phase "C3". set load limit for port a_clk to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port b_clk to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port test_c1 to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port clkg to 10000.0 set load limit for port gptr_scan_in to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port scan_in to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port gptr_a_clk to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port gptr_b_clk to 10000.0 [ET-1709]:Could not find clock or phase "C3". set load limit for port clkg2 to 10000.0 set load limit for port scan_enable to 10000.0 [ET-1709]:Could not find clock or phase "C3". slow_mode.clockblock cb_clk_32_1 set load limit on slow_mode.clockblock/c1 to 10000.0 set slew limit on slow_mode.clockblock/c1 to 650.0 set slew limit on iu_rst_fst_t1.reg_n.lat_0/C1 to 650.0 set slew limit on inst_store.reg_n.lat_0/C1 to 650.0 set slew limit on eu_dsbl_aftr.reg_n.lat_0/C1 to 650.0 set slew limit on dcdsuc_err.reg_n.lat_0/C1 to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_0/C1 to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_1/C1 to 650.0 set slew limit on blk_mcend.reg_n.lat_0/C1 to 650.0 set slew limit on op_44_info.reg_n.lat_0/C1 to 650.0 set slew limit on op_44_info.reg_n.lat_1/C1 to 650.0 set slew limit on rcvry_reset.reg_n.lat_0/C1 to 650.0 set slew limit on br_wrongs.reg_n.lat_0/C1 to 650.0 set slew limit on rstrt_reset.reg_n.lat_0/C1 to 650.0 set slew limit on br_dcd_pend.reg_n.lat_0/C1 to 650.0 set load limit on slow_mode.clockblock/c2 to 10000.0 set slew limit on slow_mode.clockblock/c2 to 650.0 set slew limit on iu_rst_fst_t1.reg_n.lat_0/B to 650.0 set slew limit on inst_store.reg_n.lat_0/B to 650.0 set slew limit on eu_dsbl_aftr.reg_n.lat_0/B to 650.0 set slew limit on dcdsuc_err.reg_n.lat_0/B to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_0/B to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_1/B to 650.0 set slew limit on blk_mcend.reg_n.lat_0/B to 650.0 set slew limit on op_44_info.reg_n.lat_0/B to 650.0 set slew limit on op_44_info.reg_n.lat_1/B to 650.0 set slew limit on rcvry_reset.reg_n.lat_0/B to 650.0 set slew limit on br_wrongs.reg_n.lat_0/B to 650.0 set slew limit on rstrt_reset.reg_n.lat_0/B to 650.0 set slew limit on br_dcd_pend.reg_n.lat_0/B to 650.0 set load limit on slow_mode.clockblock/clka to 10000.0 set slew limit on slow_mode.clockblock/clka to 650.0 set slew limit on iu_rst_fst_t1.reg_n.lat_0/A to 650.0 set slew limit on inst_store.reg_n.lat_0/A to 650.0 set slew limit on eu_dsbl_aftr.reg_n.lat_0/A to 650.0 set slew limit on

dcdsuc_err.reg_n.lat_0/A to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_0/A to 650.0 set slew limit on dcd_cyl_cnt.reg_n.lat_1/A to 650.0 set slew limit on blk_mcend.reg_n.lat_0/A to 650.0 set slew limit on op 44 info.reg n.lat 0/A to 650.0 set slew limit on op 44 info.reg_n.lat_1/A to 650.0 set slew limit on rcvry reset.reg_n.lat_0/A to 650.0 set slew limit on br_wrongs.reg_n.lat_0/A to 650.0 set slew limit on rstrt reset.reg n.lat 0/A to 650.0 set slew limit on br dcd_pend.reg_n.lat_0/A to 650.0 set load limit on slow_mode.clockblock/a_clk to 10000.0 set slew limit on a_clk to 650.0 set slew limit on slow mode.clockblock/a clk to 650.0 set slew limit on slow_mode.clockblock_1/a_clk to 650.0 set slew limit on slow_mode.clockblock_2/a_clk to 650.0 set slew limit on slow_mode.clockblock_3/a_clk to 650.0 set slew limit on slow_mode.clockblock_4/a_clk to 650.0 set slew limit on slow_mode.clockblock_5/a_clk to 650.0 set load limit on slow_mode.clockblock/b_clk to 10000.0 set slew limit on b_clk to 650.0 set slew limit on slow_mode.clockblock/b_clk to 650.0 set slew limit on slow_mode.clockblock_1/b_clk to 650.0 set slew limit on slow_mode.clockblock_2/b_clk to 650.0 set slew limit on slow_mode.clockblock_3/b_clk to mode.clockblock_4/b_clk to 650.0 set slew limit on slow_mode.clockblock_5/b_clk to 650.0 set load limit on slow mode, clockblock/clkg to 10000.0 set slew limit on clkg to 650.0 set slew limit on slow mode.clockblock/clkg to 650.0 set slew limit on slow_mode.clockblock_1/clkg to 650.0 set slew limit on slow mode.clockblock 2/clkg to 650.0 set load limit on slow_mode.clockblock/scan_enable to 10000.0 set slew limit on scan_enable to 650.0 set slew limit on slow_mode.clockblock/scan_enable to 650.0 set slew limit on slow_mode.clockblock_1/scan_enable to 650.0 set slew limit on slow_mode.clockblock_2/scan_enable to 650.0 set slew limit on slow_mode.clockblock_3/scan_enable to 650.0 set slew limit on slow_mode.clockblock_4/scan_enable to 650.0 set slew limit on slow mode.clockblock_5/scan_enable to 650.0 set load limit on slow_mode.clockblock/clkl_mode4 to 10000.0 set slew limit on gptr_latch/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode4 to 650.0 set load limit on slow mode.clockblock/clkl_mode5 to 10000.0 set slew limit on gptr_latch/clkl_mode5 to 650.0 set slew limit on slow mode.clockblock/clkl mode5 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to 650.0 set slew limit on slow mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode5 to 650.0 set slew limit on slow mode.clockblock_5/clkl_mode5 to 650.0 set load limit on slow_mode.clockblock/clkl_mode6 to 10000.0 set slew limit on gptr_latch/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to 650.0 set load limit on slow_mode.clockblock/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to 650.0 set slew limit on slow mode.clockblock/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode7 to 650.0 set slew limit on slow mode.clockblock 3/clkl mode7 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to 650.0 set load limit on slow_mode.clockblock/clkl_mode8 to 10000.0 set slew limit on gptr_latch/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to 650.0 set load limit on slow_mode.clockblock/test_c1 to 10000.0 set slew limit on test_c1 to 650.0 set slew limit on slow_mode.clockblock/test_c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to 650.0 set slew limit on slow mode.clockblock_2/test_c1 to 650.0 set slew limit on slow_mode.clockblock_3/test_c1 to 650.0 set slew limit on slow mode.clockblock_4/test_c1 to 650.0 set slew limit on slow_mode.clockblock_5/test_c1 to 650.0 slow_mode.clockblock_1 cb_clk_32_1 set load limit on slow_mode.clockblock_1/c1 to 10000.0 set slew limit on slow_mode.reg_n.lat_0/C1 to 650.0 set slew limit on ru_rq_blk.reg_n.lat_0/C1 to 650.0 set slew limit on iu_rst_fst.reg_n.lat_0/C1 to 650.0 set slew limit on iu_restart.reg_n.lat_0/C1 to 650.0 set slew limit on ia_to_if.reg_n.lat_0/C1 to 650.0 set slew limit on frc_mmode.reg_n.lat_0/C1 to 650.0 set slew limit on local_milli.reg_n.lat_0/C1 to 650.0 set slew limit on

eg_n.lat_0/C1 to 650.0 set slew limit on mia_to_if.reg_n.lat_0/C1 to 650.0 set slew limit on slow_mode_t1.reg_n.lat_0/C1 to 650.0 set slew limit on iq_empty_dly.reg_n.lat_0/C1 to 650.0 set slew limit on slow_mode_t2.reg_n.lat_0/C1 to 650.0 set slew limit on s390_updt_blk.reg_n.lat_0/C1 to 650.0 set slew limit on srlz_nomatch.reg_n.lat_0/C1 to 650.0 set slew limit on slow_mode.clockblock_1/c1 to 650.0 set load limit on slow_mode.clockblock_1/c2 to 10000.0 set slew limit on slow_mode.reg_n.lat_0/B to 650.0 set slew limit on ru_rq_blk.reg_n.lat_0/B to 650.0 set slew limit on iu_rst_fst.reg_n.lat_0/B to 650.0 set slew limit on iu_restart.reg_n.lat_0/B to 650.0 set slew limit on ia_to_if.reg_n.lat_0/B to 650.0 set slew limit on frc_mmode.reg_n.lat_0/B to 650.0 set slew limit on local_milli.reg_n.lat_0/B to 650.0 set slew limit on ia_to_if_t1.reg_n.lat_0/B to 650.0 set slew limit on mia_to_if.reg_n.lat_0/B to 650.0 set slew limit on slow_mode_t1.reg_n.lat_0/B to 650.0 set slew limit on iq_empty_dly.reg_n.lat_0/B to 650.0 set slew limit on slow_mode_t2.reg_n.lat_0/B to 650.0 set slew limit on s390_updt_blk.reg_n.lat_0/B to 650.0 set slew limit on srlz_nomatch.reg_n.lat_0/B to 650.0 set slew limit on slow_mode.clockblock_1/c2 to 650.0 set load limit on slow_mode.clockblock_1/clka to 10000.0 set slew limit on slow_mode.reg_n.lat_0/A to 650.0 set slew limit on ru_rq_blk.reg_n.lat_0/A to 650.0 set slew limit on iu_rst_fst.reg_n.lat_0/A to 650.0 set slew limit on iu_restart.reg_n.lat_0/A to 650.0 set slew limit on ia_to_if.reg_n.lat_0/A to 650.0 set slew limit on frc_mmode.reg_n.lat_0/A to 650.0 set slew limit on local_milli.reg_n.lat_0/A to 650.0 set slew limit on ia_to_if_t1.reg_n.lat_0/A to 650.0 set slew limit on mia_to_if.reg_n.lat_0/A to 650.0 set slew limit on slow_mode_t1.reg_n.lat_0/A to 650.0 set slew limit on iq_empty_dly.reg_n.lat_0/A to 650.0 set slew limit on slow_mode_t2.reg_n.lat_0/A to 650.0 set slew limit on s390_updt_blk.reg_n.lat_0/A to 650.0 set slew limit on srlz_nomatch.reg_n.lat_0/A to 650.0 set slew limit on slow_mode.clockblock_1/clka to 650.0 set load limit on slow_mode.clockblock_1/a_clk to 10000.0 set slew limit on a_clk to 650.0 set slew limit on slow_mode.clockblock/a_clk to 650.0 set slew limit on slow_mode.clockblock_1/a_clk to 650.0 set slew limit on slow_mode.clockblock_2/a_clk to 650.0 set slew limit on slow_mode.clockblock_3/a_clk to 650.0 set slew limit on slow_mode.clockblock_4/a_clk to 650.0 set slew limit on slow_mode.clockblock_5/a_clk to 650.0 set load limit on slow_mode.clockblock_1/b_clk to 10000.0 set slew limit on b_clk to 650.0 set slew limit on slow_mode.clockblock/b_clk to 650.0 set slew limit on slow_mode.clockblock_1/b_clk to 650.0 set slew limit on slow_mode.clockblock_2/b_clk to 650.0 set slew limit on slow_mode.clockblock_3/b_clk to 650.0 set slew limit on slow_mode.clockblock_4/b_clk to 650.0 set slew limit on slow_mode.clockblock_5/b_clk to 650.0 set load limit on slow_mode.clockblock_1/clkg to 10000.0 set slew limit on clkg to 650.0 set slew limit on slow_mode.clockblock/clkg to 650.0 set slew limit on slow_mode.clockblock_1/clkg to 650.0 set slew limit on slow_mode.clockblock_2/clkg to 650.0 set load limit on slow_mode.clockblock_1/scan_enable to 10000.0 set slew limit on scan_enable to 650.0 set slew limit on slow_mode.clockblock/scan_enable to 650.0 set slew limit on slow_mode.clockblock_1/scan_enable to 650.0 set slew limit on slow_mode.clockblock_2/scan_enable to 650.0 set slew limit on slow_mode.clockblock_3/scan_enable to 650.0 set slew limit on slow_mode.clockblock_4/scan_enable to 650.0 set slew limit on slow_mode.clockblock_5/scan_enable to 650.0 set load limit on slow_mode.clockblock_1/clkl_mode4 to 10000.0 set slew limit on gptr_latch/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode4 to it on slow_mode.clockblock_5/clkl_mode4 to 650.0 set load limit on slow_mode.clockblock_1/clkl_mode5 to 10000.0 set slew limit on gptr_latch/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode5 to 650.0 set load limit on slow_mode.clockblock_1/clkl_mode6 to 10000.0 set slew limit on gptr_latch/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to 650.0 set load limit on slow_mode.clockblock_1/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode7 to 650.0 set slew limit on

```
slow mode.clockblock_3/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to 650.0 set load limit on
slow mode.clockblock_1/clkl_mode8 to 10000.0 set slew limit on gptr_latch/clkl_mode8 to 650.0 set slew
limit on slow mode.clockblock/clkl mode8 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode8
to 650.0 set slew limit on slow mode.clockblock 2/clkl mode8 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode8 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to 650.0 set load limit on
slow mode clockblock 1/test c1 to 10000.0 set slew limit on test_c1 to 650.0 set slew limit on
slow mode.clockblock/test c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to 650.0 set
slew limit on slow_mode.clockblock_2/test_c1 to 650.0 set slew limit on slow_mode.clockblock_3/test_c1
to 650.0 set slew limit on slow mode.clockblock_4/test_c1 to 650.0 set slew limit on
slow_mode.clockblock_5/test_c1 to 650.0 slow_mode.clockblock_2 cb_clk_32_1 set load limit on
slow mode.clockblock 2/c1 to 10000.0 set slew limit on bce_hold_aa.reg_n.lat_0/C1 to 650.0 set slew
limit on srlz_actn.reg_n.lat_0/C1 to 650.0 set slew limit on srlz_actn.reg_n.lat_1/C1 to 650.0 set slew limit
on op 44 dcd.reg n.lat 0/C1 to 650.0 set slew limit on op cmp_tr.reg_n.lat_0/C1 to 650.0 set slew limit
on num_dcd.reg_n.lat_0/C1 to 650.0 set slew limit on num_dcd.reg_n.lat_1/C1 to 650.0 set slew limit on
mia_to_if_t1.reg_n.lat_0/C1 to 650.0 set slew limit on eu_op_encode.reg_n.lat_0/C1 to 650.0 set slew
limit on eu_op_encode.reg_n.lat_1/C1 to 650.0 set slew limit on eu_op_encode.reg_n.lat_2/C1 to 650.0
set slew limit on eu_op_encode.reg_n.lat_3/C1 to 650.0 set slew limit on eu_op_encode.reg_n.lat_4/C1
to 650.0 set slew limit on eu_op_encode.req_n.lat_5/C1 to 650.0 set slew limit on
slow_mode.clockblock_2/c1 to 650.0 set load limit on slow_mode.clockblock_2/c2 to 10000.0 set slew
limit on bce_hold_aa.reg_n.lat_0/B to 650.0 set slew limit on srlz_actn.reg_n.lat_0/B to 650.0 set slew
limit on srlz_actn.reg_n.lat_1/B to 650.0 set slew limit on op_44_dcd.reg_n.lat_0/B to 650.0 set slew limit
on op_cmp_tr.reg_n.lat_0/B to 650.0 set slew limit on num_dcd.reg_n.lat_0/B to 650.0 set slew limit on
num_dcd.reg_n.lat_1/B to 650.0 set slew limit on mia_to_if_t1.reg_n.lat_0/B to 650.0 set slew limit on
eu_op_encode.reg_n.lat_0/B to 650.0 set slew limit on eu_op_encode.reg_n.lat_1/B to 650.0 set slew
limit on eu_op_encode.reg_n.lat_2/B to 650.0 set slew limit on eu_op_encode.reg_n.lat_3/B to 650.0 set
slew limit on eu_op_encode.reg_n.lat_4/B to 650.0 set slew limit on eu_op_encode.reg_n.lat_5/B to 650.0
ock_2/c2 to 650.0 set load limit on slow_mode.clockblock_2/clka to 10000.0 set slew limit on
bce_hold_aa.reg_n.lat_0/A to 650.0 set slew limit on srlz_actn.reg_n.lat_0/A to 650.0 set slew limit on
srlz_actn.reg_n.lat_1/A to 650.0 set slew limit on op_44_dcd.reg_n.lat_0/A to 650.0 set slew limit on
op cmp tr.req n.lat 0/A to 650.0 set slew limit on num_dcd.reg_n.lat_0/A to 650.0 set slew limit on
num_dcd.reg_n.lat_1/A to 650.0 set slew limit on mia_to_if_t1.reg_n.lat_0/A to 650.0 set slew limit on
eu op_encode.reg_n.lat_0/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_1/A to 650.0 set slew
limit on eu_op_encode.reg_n.lat_2/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_3/A to 650.0 set
slew limit on eu_op_encode.reg_n.lat_4/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_5/A to 650.0
set slew limit on slow_mode.clockblock_2/clka to 650.0 set load limit on slow_mode.clockblock_2/a_clk to
10000.0 set slew limit on a_clk to 650.0 set slew limit on slow_mode.clockblock/a_clk to 650.0 set slew
limit on slow_mode.clockblock_1/a_clk to 650.0 set slew limit on slow_mode.clockblock_2/a_clk to 650.0
set slew limit on slow mode.clockblock_3/a_clk to 650.0 set slew limit on slow_mode.clockblock_4/a_clk
to 650.0 set slew limit on slow mode.clockblock 5/a clk to 650.0 set load limit on
slow mode.clockblock 2/b_clk to 10000.0 set slew limit on b_clk to 650.0 set slew limit on
slow mode.clockblock/b clk to 650.0 set slew limit on slow_mode.clockblock_1/b_clk to 650.0 set slew
limit on slow_mode.clockblock_2/b_clk to 650.0 set slew limit on slow_mode.clockblock_3/b_clk to 650.0
set slew limit on slow_mode.clockblock_4/b_clk to 650.0 set slew limit on slow_mode.clockblock_5/b_clk
to 650.0 set load limit on slow mode.clockblock 2/clkg to 10000.0 set slew limit on clkg to 650.0 set slew
limit on slow_mode.clockblock/clkg to 650.0 set slew limit on slow_mode.clockblock_1/clkg to 650.0 set
slew limit on slow_mode.clockblock_2/clkg to 650.0 set load limit on
slow mode.clockblock 2/scan enable to 10000.0 set slew limit on scan_enable to 650.0 set slew limit on
slow_mode.clockblock/scan_enable to 650.0 set slew limit on slow_mode.clockblock_1/scan_enable to
650.0 set slew limit on slow mode.clockblock 2/scan enable to 650.0 set slew limit on
slow_mode.clockblock_3/scan_enable to 650.0 set slew limit on slow_mode.clockblock_4/scan_enable to
650.0 set slew limit on slow_mode.clockblock_5/scan_enable to 650.0 set load limit on
slow_mode.clockblock_2/clkl_mode4 to 10000.0 set slew limit on gptr_latch/clkl_mode4 to 650.0 set slew
limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode4
```

```
to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode4 to
 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode4 to 650.0 set load limit on
slow_mode.clockblock_2/clkl_mode5 to 10000.0 set slew limit on gptr_latch/clkl_mode5 to 650.0 set slew
limit on slow_mode.clockblock/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode5
 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode5 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode5 to 650.0 set load limit on
slow_mode.clockblock_2/clkl_mode6 to 10000.0 set slew limit on gptr_latch/clkl_mode6 to 650.0 set slew
limit on slow_mode.clockblock/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode6
to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode6 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to 650.0 set load limit on
slow_mode.clockblock_2/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode7 to
limit on slow_mode.clockblock_2/clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to 650.0 set load limit on
slow_mode.clockblock_2/clkl_mode8 to 10000.0 set slew limit on gptr_latch/clkl_mode8 to 650.0 set slew
limit on slow_mode.clockblock/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode8
to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode8 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode8 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to 650.0 set load limit on
slow_mode.clockblock_2/test_c1 to 10000.0 set slew limit on test_c1 to 650.0 set slew limit on
slow_mode.clockblock/test_c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to 650.0 set
slew limit on slow_mode.clockblock_2/test_c1 to 650.0 set slew limit on slow_mode.clockblock_3/test_c1
to 650.0 set slew limit on slow_mode.clockblock_4/test_c1 to 650.0 set slew limit on
slow_mode.clockblock_5/test_c1 to 650.0 slow_mode.clockblock_3 cb_clk_32_1 set load limit on
slow_mode.clockblock_3/c1 to 10000.0 set slew limit on eu_op_encode.reg_n.lat_6/C1 to 650.0 set slew
limit on eu_op_encode.reg_n.lat_7/C1 to 650.0 set slew limit on eu_op_encode.reg_n.lat_8/C1 to 650.0
set slew limit on eu_op_encode.reg_n.lat_9/C1 to 650.0 set slew limit on eu_op_encode.reg_n.lat_10/C1
to 650.0 set slew limit on eu_op_encode.reg_n.lat_11/C1 to 650.0 set slew limit on
frc_blk_1cyc.reg_n.lat_0/C1 to 650.0 set slew limit on local_milli_t1.reg_n.lat_0/C1 to 650.0 set slew limit
on local_milli_t2.reg_n.lat_0/C1 to 650.0 set slew limit on bht_block.reg_n.lat_0/C1 to 650.0 set slew limit
on srlz_blk.reg_n.lat_0/C1 to 650.0 set slew limit on exc_cond.reg_n.lat_0/C1 to 650.0 set slew limit on
slow_mode_dly.reg_n.lat_0/C1 to 650.0 set slew limit on dcd_succ_disable_scan.reg_n.lat_0/C1 to 650.0
set slew limit on slow_mode.clockblock_3/c1 to 650.0 set load limit on slow_mode.clockblock_3/c2 to
10000.0 set slew limit on eu_op_encode.reg_n.lat_6/B to 650.0 set slew limit on
eu_op_encode.reg_n.lat_7/B to 650.0 set slew limit on eu_op_encode.reg_n.lat_8/B to 650.0 set slew
limit on eu_op_encode.reg_n.lat_9/B to 650.0 set slew limit on eu_op_encode.reg_n.lat_10/B to 650.0 set
slew limit on eu_op_encode.reg_n.lat_11/B to 650.0 set slew limit on frc_blk_1cyc.reg_n.lat_0/B to 650.0
set slew limit on local_milli_t1.reg_n.lat_0/B to 650.0 set slew limit on local_milli_t2.reg_n.lat_0/B to 650.0
set slew limit on bht_block.reg_n.lat_0/B to 650.0 set slew limit on srlz_blk.reg_n.lat_0/B to 650.0 set slew
limit on exc_cond.reg_n.lat_0/B to 650.0 set slew limit on slow_mode_dly.reg_n.lat_0/B to 650.0 set slew
limit on dcd_succ_disable_scan.reg_n.lat_0/B to 650.0 set slew limit on slow_mode.clockblock_3/c2 to
650.0 set load limit on slow_mode.clockblock_3/clka to 10000.0 set slew limit on
eu_op_encode.reg_n.lat_6/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_7/A to 650.0 set slew
limit on eu_op_encode.reg_n.lat_8/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_9/A to 650.0 set
slew limit on eu_op_encode.reg_n.lat_10/A to 650.0 set slew limit on eu_op_encode.reg_n.lat_11/A to
650.0 set slew limit on frc_blk_1cyc.reg_n.lat_0/A to 650.0 set slew limit on local_milli_t1.reg_n.lat_0/A to
650.0 set slew limit on local_milli_t2.reg_n.lat_0/A to 650.0 set slew limit on bht_block.reg_n.lat_0/A to
650.0 set slew limit on srlz_blk.reg_n.lat_0/A to 650.0 set slew limit on exc_cond.reg_n.lat_0/A to 650.0
set slew limit on slow_mode_dly.reg_n.lat_0/A to 650.0 set slew limit on
dcd_succ_disable_scan.reg_n.lat_0/A to 650.0 set slew limit on slow_mode.clockblock_3/clka to 650.0
set load limit on slow_mode.clockblock_3/a_clk to 10000.0 set slew limit on a_clk to 650.0 set slew limit
```

```
on slow_mode.clockblock/a_clk to 650.0 set slew limit on slow_mode.clockblock_1/a_clk to 650.0 set
clockblock_3/a_clk to 650.0 set slew limit on slow_mode.clockblock_4/a_clk to 650.0 set slew limit on
slow mode.clockblock 5/a clk to 650.0 set load limit on slow_mode.clockblock_3/b_clk to 10000.0 set
slew limit on b_clk to 650.0 set slew limit on slow_mode.clockblock/b_clk to 650.0 set slew limit on
slow_mode.clockblock_1/b_clk to 650.0 set slew limit on slow_mode.clockblock_2/b_clk to 650.0 set slew
limit on slow_mode.clockblock_3/b_clk to 650.0 set slew limit on slow_mode.clockblock_4/b_clk to 650.0
set slew limit on slow mode.clockblock_5/b_clk to 650.0 set load limit on slow_mode.clockblock_3/clkg to
10000.0 set slew limit on clkg2 to 650.0 set slew limit on slow_mode.clockblock_3/clkg to 650.0 set slew
limit on slow mode.clockblock_4/clkg to 650.0 set slew limit on slow_mode.clockblock_5/clkg to 650.0 set
load limit on slow_mode.clockblock_3/scan_enable to 10000.0 set slew limit on scan_enable to 650.0 set
slew limit on slow_mode.clockblock/scan_enable to 650.0 set slew limit on
slow_mode.clockblock_1/scan_enable to 650.0 set slew limit on slow_mode.clockblock_2/scan_enable to
650.0 set slew limit on slow mode.clockblock 3/scan_enable to 650.0 set slew limit on
slow mode.clockblock 4/scan enable to 650.0 set slew limit on slow_mode.clockblock_5/scan_enable to
650.0 set load limit on slow_mode.clockblock_3/clkl_mode4 to 10000.0 set slew limit on
aptr_latch/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on
slow mode.clockblock 4/clkl mode4 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode4 to
650.0 set load limit on slow_mode.clockblock_3/clkl_mode5 to 10000.0 set slew limit on
gptr_latch/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode5 to 650.0 set slew limit
on slow mode.clockblock_1/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode5 to
650.0 set load limit on slow mode.clockblock 3/clkl mode6 to 10000.0 set slew limit on
gptr_latch/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode6 to 650.0 set slew limit
on slow mode.clockblock 1/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to
650.0 set slew limit on slow mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to
650.0 set load limit on slow_mode.clockblock_3/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to
650.0 set slew limit on slow mode.clockblock/clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock_1/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode7 to 650.0 set slew limit on
slow mode.clockblock 4/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to
650.0 set load limit on slow_mode.clockblock_3/clkl_mode8 to 10000.0 set slew limit on
aptr latch/clkl mode8 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode8 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode8 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to
650.0 set load limit on slow mode.clockblock 3/test c1 to 10000.0 set slew limit on test_c1 to 650.0 set
slew limit on slow_mode.clockblock/test_c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to
650.0 set slew limit on slow_mode.clockblock_2/test_c1 to 650.0 set slew limit on
slow_mode.clockblock_3/test_c1 to 650.0 set slew limit on slow_mode.clockblock_4/test_c1 to 650.0 set
o 650.0 slow_mode.clockblock_4 cb_clk_32_1 set load limit on slow_mode.clockblock_4/c1 to 10000.0
set slew limit on dcd_succ_disable_scan.reg_n.lat_1/C1 to 650.0 set slew limit on
dcd_succ_disable_scan.reg_n.lat_2/C1 to 650.0 set slew limit on drain_blk.reg_n.lat_0/C1 to 650.0 set
slew limit on dcd_ilc.reg_n.lat_0/C1 to 650.0 set slew limit on dcd_ilc.reg_n.lat_1/C1 to 650.0 set slew
limit on slow_mode_blk.reg_n.lat_0/C1 to 650.0 set slew limit on op_cmp_44.reg_n.lat_0/C1 to 650.0 set
slew limit on op cmp dsbl.req_n.lat_0/C1 to 650.0 set slew limit on eu_frc_milli.reg_n.lat_0/C1 to 650.0
set slew limit on bcr_store_stat.reg_n.lat_0/C1 to 650.0 set slew limit on exc_info.reg_n.lat_0/C1 to 650.0
set slew limit on exc_info.reg_n.lat_1/C1 to 650.0 set slew limit on exc_info.reg_n.lat_2/C1 to 650.0 set
slew limit on exc_info.reg_n.lat_3/C1 to 650.0 set slew limit on slow_mode.clockblock_4/c1 to 650.0 set
load limit on slow_mode.clockblock_4/c2 to 10000.0 set slew limit on
dcd_succ_disable_scan.reg_n.lat_1/B to 650.0 set slew limit on dcd_succ_disable_scan.reg_n.lat_2/B to
650.0 set slew limit on drain_blk.reg_n.lat_0/B to 650.0 set slew limit on dcd_ilc.reg_n.lat_0/B to 650.0 set
```

```
slew limit on dcd_ilc.reg_n.lat_1/B to 650.0 set slew limit on slow_mode_blk.reg_n.lat_0/B to 650.0 set
slew limit on op_cmp_44.reg_n.lat_0/B to 650.0 set slew limit on op_cmp_dsbl.reg_n.lat_0/B to 650.0 set
slew limit on eu_frc_milli.reg_n.lat_0/B to 650.0 set slew limit on bcr_store_stat.reg_n.lat_0/B to 650.0 set
slew limit on exc_info.reg_n.lat_0/B to 650.0 set slew limit on exc_info.reg_n.lat_1/B to 650.0 set slew
limit on exc_info.reg_n.lat_2/B to 650.0 set slew limit on exc_info.reg_n.lat_3/B to 650.0 set slew limit on
slow_mode.clockblock_4/c2 to 650.0 set load limit on slow_mode.clockblock_4/clka to 10000.0 set slew
limit on dcd_succ_disable_scan.reg_n.lat_1/A to 650.0 set slew limit on
dcd_succ_disable_scan.reg_n.lat_2/A to 650.0 set slew limit on drain_blk.reg_n.lat_0/A to 650.0 set slew
limit on dcd_ilc.reg_n.lat_0/A to 650.0 set slew limit on dcd_ilc.reg_n.lat_1/A to 650.0 set slew limit on
slow_mode_blk.reg_n.lat_0/A to 650.0 set slew limit on op_cmp_44.reg_n.lat_0/A to 650.0 set slew limit
on op_cmp_dsbl.reg_n.lat_0/A to 650.0 set slew limit on eu_frc_milli.reg_n.lat_0/A to 650.0 set slew limit
on bcr_store_stat.reg_n.lat_0/A to 650.0 set slew limit on exc_info.reg_n.lat_0/A to 650.0 set slew limit on
exc_info.reg_n.lat_1/A to 650.0 set slew limit on exc_info.reg_n.lat_2/A to 650.0 set slew limit on
exc_info.reg_n.lat_3/A to 650.0 set slew limit on slow_mode.clockblock_4/clka to 650.0 set load limit on
slow_mode.clockblock_4/a_clk to 10000.0 set slew limit on a_clk to 650.0 set slew limit on
slow_mode.clockblock/a_clk to 650.0 set slew limit on slow_mode.clockblock_1/a_clk to 650.0 set slew
limit on slow_mode.clockblock_2/a_clk to 650.0 set slew limit on slow_mode.clockblock_3/a_clk to 650.0
set slew limit on slow_mode.clockblock_4/a_clk to 650.0 set slew limit on slow_mode.clockblock_5/a_clk
to 650.0 set load limit on slow_mode.clockblock_4/b_clk to 10000.0 set slew limit on b_clk to 650.0 set
slew limit on slow_mode.clockblock/b_clk to 650.0 set slew limit on slow_mode.clockblock_1/b_clk to
650.0 set slew limit on slow_mode.clockblock_2/b_clk to 650.0 set slew limit on
slow_mode.clockblock_3/b_clk to 650.0 set slew limit on slow_mode.clockblock_4/b_clk to 650.0 set slew
limit on slow_mode.clockblock_5/b_clk to 650.0 set load limit on slow_mode.clockblock_4/clkg to 10000.0
set slew limit on clkg2 to 650.0 set slew limit on slow_mode.clockblock_3/clkg to 650.0 set slew limit on
slow_mode.clockblock_4/clkg to 650.0 set slew limit on slow_mode.clockblock_5/clkg to 650.0 set load
limit on slow_mode.clockblock_4/scan_enable to 10000.0 set slew limit on scan_enable to 650.0 set slew
limit on slow_mode.clockblock/scan_enable to 650.0 set slew limit on
slow_mode.clockblock_1/scan_enable to 650.0 set slew limit on slow_mode.clockblock_2/scan_enable to
de.clockblock_4/scan_enable to 650.0 set slew limit on slow_mode.clockblock_5/scan_enable to 650.0
set load limit on slow_mode.clockblock_4/clkl_mode4 to 10000.0 set slew limit on gptr_latch/clkl_mode4
to 650.0 set slew limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit on
slow_mode.clockblock_1/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode4 to
650.0 set load limit on slow_mode.clockblock_4/clkl_mode5 to 10000.0 set slew limit on
gptr_latch/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode5 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode5 to
650.0 set load limit on slow_mode.clockblock_4/clkl_mode6 to 10000.0 set slew limit on
gptr_latch/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode6 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to
650.0 set load limit on slow_mode.clockblock_4/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock/clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock_1/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to
650.0 set load limit on slow_mode.clockblock_4/clkl_mode8 to 10000.0 set slew limit on
gptr_latch/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode8 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode8 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to
650.0 set load limit on slow_mode.clockblock_4/test_c1 to 10000.0 set slew limit on test_c1 to 650.0 set
```

```
slew limit on slow_mode.clockblock/test_c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to
650.0 set slew limit on slow_mode.clockblock_2/test_c1 to 650.0 set slew limit on
slow_mode.clockblock_3/test_c1 to 650.0 set slew limit on slow_mode.clockblock_4/test_c1 to 650.0 set
slew limit on slow_mode.clockblock_5/test_c1 to 650.0 slow_mode.clockblock_5 cb_clk_32_1 set load
limit on slow mode.clockblock_5/c1 to 10000.0 set slew limit on spare.reg_n.lat_0/C1 to 650.0 set slew
limit on moset e1.reg n.lat 0/C1 to 650.0 set slew limit on eu_iu_spare.reg_n.lat_0/C1 to 650.0 set slew
limit on dsbl ovrlp blk.reg n.lat 0/C1 to 650.0 set slew limit on inst_fetch.reg_n.lat_0/C1 to 650.0 set
slew limit on iu_dsbl_ovrlp.req_n.lat_0/C1 to 650.0 set slew limit on ex_in_prog.reg_n.lat_0/C1 to 650.0
set slew limit on blk_dcd.reg_n.lat_0/C1 to 650.0 set slew limit on blk_dcd.reg_n.lat_1/C1 to 650.0 set
slew limit on blk_dcd.reg_n.lat_2/C1 to 650.0 set slew limit on blk_dcd.reg_n.lat_3/C1 to 650.0 set slew
limit on dcd_succ_dly.reg_n.lat_0/C1 to 650.0 set slew limit on exec_recov.reg_n.lat_0/C1 to 650.0 set
slew limit on ru_updt_dly.req_n.lat_0/C1 to 650.0 set slew limit on slow_mode.clockblock_5/c1 to 650.0
set load limit on slow_mode.clockblock_5/c2 to 10000.0 set slew limit on spare.reg_n.lat_0/B to 650.0 set
slew limit on mcset_e1.reg_n.lat_0/B to 650.0 set slew limit on eu_iu_spare.reg_n.lat_0/B to 650.0 set
.0 set slew limit on iu_dsbl_ovrlp.reg_n.lat_0/B to 650.0 set slew limit on ex_in_prog.reg_n.lat_0/B to
650.0 set slew limit on blk_dcd.reg_n.lat_0/B to 650.0 set slew limit on blk_dcd.reg_n.lat_1/B to 650.0 set
slew limit on blk_dcd.reg_n.lat_2/B to 650.0 set slew limit on blk_dcd.reg_n.lat_3/B to 650.0 set slew limit
on dcd_succ_dly.req_n.lat_0/B to 650.0 set slew limit on exec_recov.reg_n.lat_0/B to 650.0 set slew limit
on ru updt dly.reg n.lat 0/B to 650.0 set slew limit on slow_mode.clockblock_5/c2 to 650.0 set load limit
on slow mode.clockblock 5/clka to 10000.0 set slew limit on spare.reg_n.lat_0/A to 650.0 set slew limit
on mcset_e1.reg_n.lat_0/A to 650.0 set slew limit on eu_iu_spare.reg_n.lat_0/A to 650.0 set slew limit on
dsbl_ovrlp_blk.reg_n.lat_0/A to 650.0 set slew limit on inst_fetch.reg_n.lat_0/A to 650.0 set slew limit on
iu dsbl ovrlp.reg n.lat 0/A to 650.0 set slew limit on ex_in_prog.reg_n.lat_0/A to 650.0 set slew limit on
blk_dcd.reg_n.lat_0/A to 650.0 set slew limit on blk_dcd.reg_n.lat_1/A to 650.0 set slew limit on
blk_dcd.reg_n.lat_2/A to 650.0 set slew limit on blk_dcd.reg_n.lat_3/A to 650.0 set slew limit on
dcd succ dly.reg_n.lat_0/A to 650.0 set slew limit on exec_recov.reg_n.lat_0/A to 650.0 set slew limit on
ru updt dly.req n.lat 0/A to 650.0 set slew limit on slow_mode.clockblock_5/clka to 650.0 set load limit
on slow mode.clockblock 5/a clk to 10000.0 set slew limit on a_clk to 650.0 set slew limit on
slow_mode.clockblock/a_clk to 650.0 set slew limit on slow_mode.clockblock_1/a_clk to 650.0 set slew
limit on slow_mode.clockblock_2/a_clk to 650.0 set slew limit on slow_mode.clockblock_3/a_clk to 650.0
set slew limit on slow_mode.clockblock_4/a_clk to 650.0 set slew limit on slow_mode.clockblock_5/a_clk
to 650.0 set load limit on slow_mode.clockblock_5/b_clk to 10000.0 set slew limit on b_clk to 650.0 set
slew limit on slow_mode.clockblock/b_clk to 650.0 set slew limit on slow_mode.clockblock_1/b_clk to
650.0 set slew limit on slow_mode.clockblock_2/b_clk to 650.0 set slew limit on
slow mode.clockblock 3/b clk to 650.0 set slew limit on slow_mode.clockblock_4/b_clk to 650.0 set slew
limit on slow_mode.clockblock_5/b_clk to 650.0 set load limit on slow_mode.clockblock_5/clkg to 10000.0
set slew limit on clkg2 to 650.0 set slew limit on slow_mode.clockblock_3/clkg to 650.0 set slew limit on
slow mode.clockblock 4/clkg to 650.0 set slew limit on slow_mode.clockblock_5/clkg to 650.0 set load
limit on slow_mode.clockblock_5/scan_enable to 10000.0 set slew limit on scan_enable to 650.0 set slew
limit on slow mode.clockblock/scan enable to 650.0 set slew limit on
slow mode.clockblock 1/scan enable to 650.0 set slew limit on slow mode.clockblock 2/scan enable to
650.0 set slew limit on slow mode.clockblock_3/scan_enable to 650.0 set slew limit on
slow_mode.clockblock_4/scan_enable to 650.0 set slew limit on slow_mode.clockblock_5/scan_enable to
650.0 set load limit on slow_mode.clockblock_5/clkl_mode4 to 10000.0 set slew limit on
gptr_latch/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock/clkl_mode4 to 650.0 set slew limit
on slow_mode.clockblock_1/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode4 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode4 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode4 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode4 to
650.0 set load limit on slow_mode.clockblock_5/clkl_mode5 to 10000.0 set slew limit on
aptr latch/clkl mode5 to 650.0 set slew limit on slow mode.clockblock/clkl_mode5 to 650.0 set slew limit
on slow mode.clockblock 1/clkl mode5 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode5 to
650.0 set slew limit on slow_mode.clockblock_3/clkl_mode5 to 650.0 set slew limit on
slow_mode.clockblock_4/clkl_mode5 to 650.0 set slew limit on slow_mode.clockblock_5/clkl_mode5 to
650.0 set load limit on slow_mode.clockblock_5/clkl_mode6 to 10000.0 set slew limit on
aptr latch/clkl mode6 to 650.0 set slew limit on slow mode.clockblock/clkl_mode6 to 650.0 set slew limit
```

```
_mode6 to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode6 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode6 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode6 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode6 to 650.0 set load limit on
slow_mode.clockblock_5/clkl_mode7 to 10000.0 set slew limit on clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_2/clkl_mode7 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode7 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode7 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode7 to 650.0 set load limit on
slow_mode.clockblock_5/clkl_mode8 to 10000.0 set slew limit on gptr_latch/clkl_mode8 to 650.0 set slew
limit on slow_mode.clockblock/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_1/clkl_mode8
to 650.0 set slew limit on slow_mode.clockblock_2/clkl_mode8 to 650.0 set slew limit on
slow_mode.clockblock_3/clkl_mode8 to 650.0 set slew limit on slow_mode.clockblock_4/clkl_mode8 to
650.0 set slew limit on slow_mode.clockblock_5/clkl_mode8 to 650.0 set load limit on
slow_mode.clockblock_5/test_c1 to 10000.0 set slew limit on test_c1 to 650.0 set slew limit on
slow_mode.clockblock/test_c1 to 650.0 set slew limit on slow_mode.clockblock_1/test_c1 to 650.0 set
slew limit on slow_mode.clockblock_2/test_c1 to 650.0 set slew limit on slow_mode.clockblock_3/test_c1
to 650.0 set slew limit on slow_mode.clockblock_4/test_c1 to 650.0 set slew limit on
slow_mode.clockblock_5/test_c1 to 650.0
                                                    > libanal_hide -library CC8S
libanal_unhide -design /CC8S/cs_invvn*
                                                  > libanal_unhide -design /CC8S/cs_nnd2n*
> libanal_unhide -design /CC8S/cs_nnd3n*
                                                     > libanal_unhide -design /CC8S/cs nnd4n*
> libanal_unhide -design /CC8S/cs nor2n*
                                                     > libanal_unhide -design /CC8S/cs nor3n*
> libanal_unhide -design /CC8S/cs ao12n*
                                                     > libanal_unhide -design /CC8S/cs_ao22n*
> libanal_unhide -design /CC8S/cs_oa21n*
                                                     > libanal_unhide -design /CC8S/cs_oa22n*
> libanal_unhide -design /CC8S/cs invvn*
                                                    > libanal_unhide -design /CC8S/cs xbn2n*
> libanal_unhide -design /CC8S/cs xbo2n*
                                                    > libanal_build -library CC8S -slibrary SIZELESS
[ET-0203]: Timing top level created for design: def_proto, analysis mode: default.
libanal_model -library SIZELESS -clus_ratio -clus_move -... [libanal_fit_models]: Performing analysis of
sizeless models [libanal_cluster]: Performing clustering for library SIZELESS [libanal_cluster_ratio]:
Performing clustering for design cs_ao12n03b_sl [ET-0415]:Timer/Delay computation has been triggered.
[ET-0027]:No subsequent messages of this type will be reported.
                                                                       Increase timing debug level for
complete set of these messages. [libanal_cluster_ratio]: Performing clustering for design cs_ao22n03b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_nnd2n02b_sl [libanal_cluster_ratio]:
Performing clustering for design cs_nnd3n02b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_nnd4n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nor2n02b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_nor3n03b_sl [libanal_cluster_ratio]: Performing
clustering for design cs_invvn01b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_oa21n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_oa22n03b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_xbo2n01b_sl [libanal_cluster_ratio]: Performing
clustering for design cs_xbn2n01b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_ao12n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_ao22n03b_sl
ng clustering for design cs_nnd3n02b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_nnd4n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nor2n02b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_nor3n03b_sl [libanal_cluster_ratio]: Performing
clustering for design cs_invvn01b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_oa21n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_oa22n03b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_xbo2n01e_sl [libanal_cluster_ratio]: Performing
clustering for design cs_xbn2n01e_sl [libanal_cluster_ratio]: Performing clustering for design
cs_ao12n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_ao22n03b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_nnd2n02b_sl [libanal_cluster_ratio]:
Performing clustering for design cs_nnd3n02b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_nnd4n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nor2n02b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_nor3n03b_sl [libanal_cluster_ratio]: Performing
clustering for design cs_invvn01b_sl [libanal_cluster_ratio]: Performing clustering for design
cs_oa21n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_oa22n03b_sl
[libanal_cluster_ratio]: Performing clustering for design cs_ao12n03e_sl [libanal_cluster_ratio]:
```

Performing clustering for design cs_ao22n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nnd2n02b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nnd3n02b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nnd4n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nor2n02b_sl [libanal_cluster_ratio]: Performing clustering for design cs_nor3n03e_sl [libanal_cluster_ratio]: Performing clustering for design cs_invvn01b_sl [libanal_cluster_ratio]: Performing clustering for design cs_oa21n03b_sl [libanal_cluster_ratio]: Performing clustering for design cs_oa22n03b_sl [libanal_init_rep_load]: Performing adjusted rep load calculation on library SIZELESS [libanal_adjust_rep_load]: Computing rep load for design cs_invvn01d_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao12n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao22n03e_sl [libanal_adjust_rep_load]: Computing rep load for design cs nnd2n02e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nnd3n02e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nnd4n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs nor2n02e sl [libanal adjust rep load]: Computing rep load for design cs_nor3n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa21n03e_sl [libanal adjust_rep_load]: Computing rep load for design cs_oa22n03e_sl [libanal_adjust_rep_load]: Computing rep load for design cs xbo2n01b sl [libanal adjust rep load]: Computing rep load for design cs xbn2n01b sl [libanal adjust rep load]: Computing rep load for design cs_ao12n03c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao22n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs nnd2n02d sl [libanal adjust rep load]: Computing rep load for design cs_nnd3n02d_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nnd4n03e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nor2n02d_sl [libanal_adjust_rep_load]: Computing rep load for design cs nor3n03c sl [libanal adjust rep load]: Computing rep load for design cs invvn01e sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa21n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa22n03d_sl [libanal_adjust_rep_load]: Computing rep load for design cs xbo2n01e sl [libanal adjust rep_load]: Computing rep load for design cs_xbn2n01e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao12n03b_sl [libanal adjust rep_load]: Computing rep load for design cs_ao22n03c_sl [libanal_adjust_rep_load]: ign cs nnd2n02c sl [libanal adjust rep load]: Computing rep load for design cs nnd3n02c sl [libanal adjust rep load]: Computing rep load for design cs_nnd4n03c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nor2n02c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nor3n03b_sl [libanal_adjust_rep_load]: Computing rep_load for design_cs_invvn01c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa21n03c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa22n03c_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao12n03e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_ao22n03b_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nnd2n02b_sl [libanal_adjust_rep_load]: Computing rep load for design cs nnd3n02b_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nnd4n03b_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nor2n02b_sl [libanal_adjust_rep_load]: Computing rep load for design cs_nor3n03e_sl [libanal_adjust_rep_load]: Computing rep load for design cs_invvn01b_sl [libanal_adjust_rep_load]: Computing rep load for design cs_oa21n03b_sl [libanal_adjust_rep_load]; Computing rep_load for design cs_oa22n03b_sl [libanal_fit_load]: Performing load fitting for design cs_ao12n03d_sl [libanal_fit_load]: Performing load fitting for design cs_ao22n03e_sl [libanal_fit_load]: Performing load fitting for design cs_nnd2n02e_sl [libanal_fit_load]: Performing load fitting for design cs_nnd3n02e_sl [libanal_fit_load]: Performing load fitting for design cs_nnd4n03d_sl [libanal_fit_load]: Performing load fitting for design cs_nor2n02e_sl [libanal fit load]: Performing load fitting for design cs_nor3n03d_sl [libanal_fit_load]: Performing load fitting for design cs_invvn01d_sl [libanal_fit_load]: Performing load fitting for design cs_oa21n03e_sl [libanal fit load]: Performing load fitting for design cs_oa22n03e_sl [libanal_fit_load]: Performing load fitting for design cs_xbo2n01b_sl [libanal_fit_load]: Performing load fitting for design cs_xbn2n01b_sl [libanal fit load]: Performing load fitting for design cs ao12n03c_sl [libanal_fit_load]: Performing load fitting for design cs_ao22n03d_sl [libanal_fit_load]: Performing load fitting for design cs_nnd2n02d_sl [libanal fit load]: Performing load fitting for design cs_nnd3n02d_sl [libanal_fit load]: Performing load fitting for design cs_nnd4n03e_sl [libanal_fit_load]: Performing load fitting for design cs_nor2n02d_sl [libanal fit load]: Performing load fitting for design cs_nor3n03c_sl [libanal_fit_load]: Performing load fitting for design cs invvn01e_sl [libanal_fit_load]: Performing load fitting for design cs oa21n03d sl [libanal fit load]: Performing load fitting for design cs_oa22n03d_sl [libanal_fit_load]: Performing load

fitting for design cs_xbo2n01e_sl [libanal_fit_load]: Performing load fitting for design cs_xbn2n01e_sl [libanal_fit_load]: Performing load fitting for design cs_ao12n03b_sl [libanal_fit_load]: Performing load fitting for design cs_ao22n03c_sl [libanal_fit_load]: Performing load fitting for design cs_nnd2n02c_sl [libanal_fit_load]: Performing load fitting for design cs_nnd3n02c_sl [libanal_fit_load]: Performing load fitting for design cs_nnd4n03c_sl [libanal_fit_load]: Performing load fitting for design cs_nor2n02c_sl [libanal_fit_load]: Performing load fitting for design cs_nor3n03b_sl [libanal_fit_load]: Performing load fitting for design cs_invvn01c_sl [libanal_fit_load]: Performing load fitting for design cs_oa21n03c_sl [libanal_fit_load]: Performing load fitting for design cs_oa22n03c_sl [libanal_fit_load]: Performing load fitting for design cs_ao12n03e_sl [libanal_fit_load]: Performing load fitting for design cs_ao22n03b_sl [libanal_fit_load]: Performing load fitting for design cs_nnd2n02b_sl [libanal_fit_load]: Performing load fitting for design cs_nnd3n02b_sl [libanal_fit_load]: Performing load fitting for design cs_nnd4n03b_sl [libanal_fit_load]: Performing load fitting for design cs_nor2n02b_sl [libanal_fit_load]: Performing load n cs_nor3n03e_sl [libanal_fit_load]: Performing load fitting for design cs_invvn01b_sl [libanal_fit_load]: Performing load fitting for design cs_oa21n03b_sl [libanal_fit_load]: Performing load fitting for design cs_oa22n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao12n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao22n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd2n02e_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd3n02e_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd4n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor2n02e_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor3n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_invvn01d_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa21n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa22n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_xbo2n01b_sl [libanal_set_max_load]: Performing max load fitting for design cs_xbn2n01b_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao12n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao22n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd2n02d_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd3n02d_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd4n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor2n02d_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor3n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_invvn01e_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa21n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa22n03d_sl [libanal_set_max_load]: Performing max load fitting for design cs_xbo2n01e_sl [libanal_set_max_load]: Performing max load fitting for design cs_xbn2n01e_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao12n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao22n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd2n02c_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd3n02c_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd4n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor2n02c_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor3n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_invvn01c_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa21n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa22n03c_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao12n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_ao22n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd2n02b_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd3n02b_sl [libanal_set_max_load]: Performing max load fitting for design cs_nnd4n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor2n02b_sl [libanal_set_max_load]: Performing max load fitting for design cs_nor3n03e_sl [libanal_set_max_load]: Performing max load fitting for design cs_invvn01b_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa21n03b_sl [libanal_set_max_load]: Performing max load fitting for design cs_oa22n03b_sl [libanal_fit_area]: Performing area fitting for design cs_ao12n03d_sl [libanal_fit_area]: Performing area fitting for design cs_ao22n03e_sl [libanal_fit_area]: Performing area fitting for design cs_nnd2n02e_sl [libanal_fit_area]: Performing area fitting for design cs_nnd3n02e_sl [libanal_fit_area]: Performing area fitting for design cs_nnd4n03d_sl [libanal_fit_area]: Performing area]: Performing area fitting for design cs_nor3n03d_sl [libanal_fit_area]: Performing area fitting for design cs_invvn01d_sl [libanal_fit_area]: Performing area fitting for design cs_oa21n03e_sl [libanal_fit_area]:

```
Performing area fitting for design cs_oa22n03e_sl [libanal_fit_area]: Performing area fitting for design
cs_xbo2n01b_sl [libanal_fit_area]: Performing area fitting for design cs_xbn2n01b_sl [libanal_fit_area]:
Performing area fitting for design cs ao12n03c sl [libanal fit area]: Performing area fitting for design
cs ao22n03d sl [libanal fit area]: Performing area fitting for design cs_nnd2n02d_sl [libanal_fit_area]:
Performing area fitting for design cs nnd3n02d sl [libanal fit area]: Performing area fitting for design
cs_nnd4n03e_sl [libanal_fit_area]: Performing area fitting for design cs_nor2n02d_sl [libanal_fit_area]:
Performing area fitting for design cs_nor3n03c_sl [libanal_fit_area]: Performing area fitting for design
cs_invvn01e_sl [libanal_fit_area]: Performing area fitting for design cs_oa21n03d_sl [libanal_fit_area]:
Performing area fitting for design cs_oa22n03d_sl [libanal_fit_area]: Performing area fitting for design
cs_xbo2n01e_sl [libanal_fit_area]: Performing area fitting for design cs_xbn2n01e_sl [libanal_fit_area]:
Performing area fitting for design cs_ao12n03b_sl [libanal_fit_area]: Performing area fitting for design
cs_ao22n03c_sl [libanal_fit_area]: Performing area fitting for design cs_nnd2n02c_sl [libanal_fit_area]:
Performing area fitting for design cs nnd3n02c sl [libanal fit area]: Performing area fitting for design
cs_nnd4n03c_sl [libanal_fit_area]: Performing area fitting for design cs_nor2n02c_sl [libanal_fit_area]:
Performing area fitting for design cs nor3n03b sl [libanal_fit_area]: Performing area fitting for design
cs invvn01c sl [libanal fit area]: Performing area fitting for design cs oa21n03c sl [libanal_fit_area]:
Performing area fitting for design cs_oa22n03c_sl [libanal_fit_area]: Performing area fitting for design
cs ao12n03e sl [libanal fit area]: Performing area fitting for design cs_ao22n03b_sl [libanal_fit_area]:
Performing area fitting for design cs nnd2n02b sl [libanal fit area]: Performing area fitting for design
cs_nnd3n02b_sl [libanal_fit_area]: Performing area fitting for design cs_nnd4n03b_sl [libanal_fit_area]:
Performing area fitting for design cs_nor2n02b_sl [libanal_fit_area]: Performing area fitting for design
cs nor3n03e sl [libanal fit area]: Performing area fitting for design cs_invvn01b_sl [libanal_fit_area]:
Performing area fitting for design cs_oa21n03b_sl [libanal_fit_area]: Performing area fitting for design
cs_oa22n03b_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_ao12n03d_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_ao22n03e_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_nnd2n02e_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_nnd3n02e_sl
Ilibanal fit delay nldml: Performing nldm delay fitting for design cs nnd4n03d sl
Ilibanal fit delay nldm]: Performing nldm delay fitting for design cs nor2n02e sl [libanal fit delay nldm]:
Performing nldm delay fitting for design cs_nor3n03d_sl [libanal_fit_delay_nldm]: Performing nldm delay
fitting for design cs invvn01d sl [libanal fit delay_nldm]: Performing nldm delay fitting for design
cs_oa21n03e_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_oa22n03e_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_xbo2n01b_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_xbn2n01b_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_ao12n03c_sl
[libanal fit_delay_nldm]: Performing nldm delay fitting for design cs_ao22n03d_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_nnd2n02d_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd3n02d_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd4n03e_sl
design cs nor2n02d sl [libanal fit delay nldm]; Performing nldm delay fitting for design cs nor3n03c sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_invvn01e_sl [libanal_fit_delay_nldm]:
Performing nldm delay fitting for design cs_oa21n03d_sl [libanal_fit_delay_nldm]: Performing nldm delay
fitting for design cs_oa22n03d_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design
cs_xbo2n01e_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_xbn2n01e_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_ao12n03b_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_ao22n03c_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd2n02c_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd3n02c_sl
(libanal fit delay nldm): Performing nldm delay fitting for design cs nnd4n03c sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nor2n02c_sl [libanal_fit_delay_nldm]:
Performing nldm delay fitting for design cs nor3n03b sl [libanal fit delay nldm]: Performing nldm delay
fitting for design cs_invvn01c_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design
cs_oa21n03c_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_oa22n03c_sl
[libanal fit delay nldm]: Performing nldm delay fitting for design cs_ao12n03e_sl
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_ao22n03b_sl
```

```
[libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd2n02b_sl
 [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd3n02b_sl
 [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nnd4n03b_sl
 [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_nor2n02b_sl [libanal_fit_delay_nldm]:
 Performing nldm delay fitting for design cs_nor3n03e_sl [libanal_fit_delay_nldm]: Performing nldm delay
 fitting for design cs_invvn01b_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design
 cs_oa21n03b_sl [libanal_fit_delay_nldm]: Performing nldm delay fitting for design cs_oa22n03b_sl
 [libanal_set_cnst_gain]: Linear delay fit for design cs_ao12n03d_sl [libanal_set_cnst_gain]: Linear delay
 fit for design cs_ao22n03e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nnd2n02e_sl
 [libanal_set_cnst_gain]: Linear delay fit for design cs_nnd3n02e_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_nnd4n03d_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nor2n02e_sl
 [libanal_set_cnst_gain]: Linear delay fit for design cs_nor3n03d_sl [libanal_set_cnst_gain]: Linear delay fit
for design cs_invvn01d_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_oa21n03e_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_oa22n03e_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_xbo2n01b_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_xbn2n01b_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_ao12n03c_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_ao22n03d_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nnd2n02d_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_nnd3n02d_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_nnd4n03e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nor2n02d_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_nor3n03c_sl [libanal_set_cnst_gain]: Linear delay fit
for design cs_invvn01e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_oa21n03d_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_oa22n03d_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_xbo2n01e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_xbn2n01e_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_ao12n03b_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_ao22n03c_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nnd2n02c_sl
 fit for design cs_nnd4n03c_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nor2n02c_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_nor3n03b_sl [libanal_set_cnst_gain]: Linear delay fit
for design cs_invvn01c_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_oa21n03c_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_oa22n03c_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_ao12n03e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_ao22n03b_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_nnd2n02b_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_nnd3n02b_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_nnd4n03b_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_nor2n02b_sl [libanal_set_cnst_gain]: Linear delay fit
for design cs_nor3n03e_sl [libanal_set_cnst_gain]: Linear delay fit for design cs_invvn01b_sl
[libanal_set_cnst_gain]: Linear delay fit for design cs_oa21n03b_sl [libanal_set_cnst_gain]: Linear delay
fit for design cs_oa22n03b_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_ao12n03d_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_ao22n03e_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nnd2n02e_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_nnd3n02e_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_nnd4n03d_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_nor2n02e_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nor3n03d_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_invvn01d_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_oa21n03e_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_oa22n03e_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_xbo2n01b_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_xbn2n01b_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_ao12n03c_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_ao22n03d_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nnd2n02d_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_nnd3n02d_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_nnd4n03e_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_nor2n02d_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nor3n03c_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_invvn01e_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_oa21n03d_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_oa22n03d_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_xbo2n01e_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_xbn2n01e_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_ao12n03b_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_ao22n03c_sl [libanal_set_cnst_gain]: Setting
```

```
constant gain for design cs_nnd2n02c_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_nnd3n02c_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_nnd4n03c_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_nor2n02c_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nor3n03b_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_invvn01c_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_oa21n03c_sl
[libanal_set_cnst_gain]: Setting constant gain for design cs_oa22n03c_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_ao12n03e_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs ao22n03b sl [libanal set cnst gain]: Setting constant gain for design cs_nnd2n02b_sl
[libanal set cnst gain]: Setting constant gain for design cs_nnd3n02b_sl [libanal_set_cnst_gain]: Setting
constant gain for design cs_nnd4n03b_sl [libanal_set_cnst_gain]: Setting constant gain for design
cs_nor2n02b_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_nor3n03e_sl
esign cs_invvn01b_sl [libanal_set_cnst_gain]: Setting constant gain for design cs_oa21n03b_sl
[libanal set cnst gain]: Setting constant gain for design cs_oa22n03b_sl [libanal_fit_models]: Updated
models load: 1, area: 1, max_load: 1, delay: 1, cnst: 1 [LA-107]: Library analysis did not identify sizeless
one. [LA-108]: Library analysis did not identify sizeless zero. [LA-110]: Library analysis did not identify
sizeless buffer. [LA-113]: Library analysis did not identify sizeless xor with 3 inputs. [libanal_index]:
Function Index Lookups [libanal_index]: ------ [libanal_index]: Inverter = cs_invvn01c_sl
[libanal index]: Nand[2] = cs_nnd2n02c_sl [libanal_index]: Nand[3] = cs_nnd3n02c_sl [libanal_index]:
Nand[4] = cs nnd4n03c sl [libanal index]: Nor[2] = cs_nor2n02c_sl [libanal_index]: Nor[3] =
cs_nor3n03c_sl [libanal_index]: Xnor[2] = cs_xbn2n01b_sl [libanal_index]: Xor[2] = cs_xbo2n01b_sl
[libanal_index]: And-Nor[2](2,2)= cs_ao22n03c_sl [libanal_index]: And-Nor[2](2,1)= cs_ao12n03c_sl
[libanal_index]: Or-Nand[2](2,2)= cs_oa22n03c_sl [libanal_index]: Or-Nand[2](2,1)= cs_oa21n03c_sl
model_prim: Using inverter cs_invvn01c_sl: delay=52.23 slew=70.09 load=5.67
                          > load_units -femto 42.0
                                                            > time_units -pico -value 100
set_prim_mode 1
create pseudo reg -library CC8S -register cl invvn05d -i...
                                                                   > echo {=== Finish libanal ===} ===
                       > echo SYNZ_READY SYNZ_READY SYNZPROMPT
Finish libanal ===
□[10Cif { [ catch { ; puts "***** start Synzilla: ltc == $CTE::run_synzilla_ltc, mask_groups ==
$CTE::synzilla mask group";; observe -ci; source cte_setup_timer.tcl; source cte_set_rc.tcl;;
CTE::cte_setup_timer;; opt_and_map $CTE::synzilla_mask_group DEFAULT $CTE::run_synzilla_ltc
$CTE::synzilla_complex_regs; puts "***** end Synzilla *****"; } result ] } { exit } ***** start Synzilla: Itc
== 0, mask groups == 0
                            > observe -ci
                                              > source cte setup timer.tcl Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_setup_timer.tcl
cte_set_rc.tcl Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_set_rc.tcl
> read timer parms -file /afs/apd/func/vlsi/alliance00/tim... ICM-015 I: >Begin...Parm Reader
                                                                                                     for
file /afs/apd/func/vlsi/alliance00/timing/parms/cpsynz.parms. ICM-016 I: <End.....Parm Reader.
                                        > set_slew_propagation -propagated
                                                                                      > set timer parm
> set_cap_limit_calc -type_zero
-name netcalc.net-delay-mode -value no-rcest [ET-1737]: The parameter 'netcalc.net-delay-mode' could
                     Use command 'create_timer_parm' to create parameter. {setting nominal delay
not be located.
                                                   > set vdd -vdd best 1.7 -vdd worst 1.45
               > set delay mode -nominal
mode}
                          > set temp -temp best -10 -temp_worst 10 -temp_nominal 10
-vdd nominal 1.45
hide clock tree [ET-0601]: The model build for block: gptr_latch, cell name: cb_mode_block failed.
                                                                          > read phase_file -file
Default modelling will be used for this block. 0 gates were hidden.
/afs/apd/func/vlsi/alliance00/bscc... [ET-0018]:>Begin...PHASE reader
/afs/apd/func/vlsi/alliance00/bscc8/v4/ndr/a00.phase. [ET-0019]:<End.....PHASE reader.
                                                                                                      >
set default slew-slew 151 Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/synzFuncs.tcl
                                                                                  > set load limit -cap
                                                > set load limit -cap 1001 -ports {iu_eu_opcode_cmp
141 -ports {op_dsbl_after eu_iu_spar...
                 > read_assertions -path /afs/apd/func/vlsi/alliance00/timi... [ET-0018]:>Begin...PIS
iu_rcv...
               for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.pis.
reader
[ET-0016]:Pin/Net: aa blk dcd prtl not found on line no: 31. [ET-0016]:Pin/Net: clkg0 not found on line
no: 132. [ET-0016]:Pin/Net: clkg 0 not found on line no: 133. [ET-0016]:Pin/Net: clkg_00 not found on
in/Net; clkq1 not found on line no: 135. [ET-0016]:Pin/Net; clkq_1 not found on line no: 136.
[ET-0016]:Pin/Net: clkg 01 not found on line no: 137. [ET-0016]:Pin/Net: clkg_2 not found on line no:
139. [ET-0016]:Pin/Net: clkg_02 not found on line no: 140. [ET-0016]:Pin/Net: clkg3 not found on line no:
141. [ET-0016]:Pin/Net: clkg_3 not found on line no: 142. [ET-0016]:Pin/Net: clkg_03 not found on line
```

```
no: 143. [ET-0016]:Pin/Net: clkg4 not found on line no: 144. [ET-0016]:Pin/Net: clkg_4 not found on line
no: 145. [ET-0016]:Pin/Net: clkg_04 not found on line no: 146. [ET-0016]:Pin/Net: clkg5 not found on line
no: 147. [ET-0016]:Pin/Net: clkg_5 not found on line no: 148. [ET-0016]:Pin/Net: clkg_05 not found on
line no: 149. [ET-0016]:Pin/Net: clkg6 not found on line no: 150. [ET-0016]:Pin/Net: clkg_6 not found on
line no: 151. [ET-0016]:Pin/Net: clkg_06 not found on line no: 152. [ET-0016]:Pin/Net: clkg7 not found on
line no: 153. [ET-0016]:Pin/Net: clkg_7 not found on line no: 154. [ET-0016]:Pin/Net: clkg_07 not found
on line no: 155. [ET-0016]:Pin/Net: clkg8 not found on line no: 156. [ET-0016]:Pin/Net: clkg_8 not found
on line no: 157. [ET-0016]:Pin/Net: clkg_08 not found on line no: 158. [ET-0016]:Pin/Net: clkg9 not found
on line no: 159. [ET-0016]:Pin/Net: clkg_9 not found on line no: 160. [ET-0016]:Pin/Net: clkg_09 not
found on line no: 161. [ET-0016]:Pin/Net: clkg11 not found on line no: 162. [ET-0016]:Pin/Net: clkg22 not
found on line no: 163. [ET-0016]:Pin/Net: clkg33 not found on line no: 164. [ET-0019]:<End.....PIS
              [ET-0018]:>Begin...ETA reader
                                                     for file
/afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.eta. [ET-0019]:<End.....ETA reader.
[ET-0018]:>Begin...POS reader
                                       for file
/afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.pos. [ET-0019]:<End.....POS reader.
> hnl::all_inputs
                          > get_asserted_phases -pin op_dsbl_after -at
get_asserted_phases -pin eu_iu_spare1 -at
                                                     > get_asserted_phases -pin second op lat -at
> get_asserted_phases -pin mcr41_trap -at
                                                    > get_asserted_phases -pin ifet_xcptn -at
> get_asserted_phases -pin iu_eu_xcpt_pend -at
                                                          > get_asserted_phases -pin ig_blk_d1 -at
> get_asserted_phases -pin clkl_mode7 -at Pin: NO PHASES for clkl_mode7: asserting default C3+R
> set_arrival -time 401 -phase C3+R -ports clkl_mode7 -late
                                                                      > set_arrival -time 101 -phase
C3+R -ports clkl_mode7 -early
                                        > get_asserted_phases -pin dcd_op 44 -at
get_asserted_phases -pin ru_write_in_iq -at
                                                     > get_asserted_phases -pin a_clk -at Pin: NO
PHASES for a_clk: asserting default C3+R
                                                     > set_arrival -time 401 -phase C3+R -ports a clk
                > set_arrival -time 101 -phase C3+R -ports a_clk -early
                                                                               > get_asserted phases
-pin b_clk -at Pin: NO PHASES for b_clk: asserting default C3+R
                                                                           > set_arrival -time 401
-phase C3+R -ports b clk -late
                                         > set_arrival -time 101 -phase C3+R -ports b_clk -early
> get_asserted_phases -pin ru_iu_rcvy_rst -at
                                                       > get_asserted_phases -pin
eu_iu_enter_slow md -at
                                   > get_asserted_phases -pin id_instr_stores -at
get_asserted_phases -pin op_inq_stores -at
                                                     > get_asserted_phases -pin test_c1 -at Pin: NO
PHASES for test_c1: asserting default C3+R
                                                       > set_arrival -time 401 -phase C3+R -ports
test_c1 -late
                       > set_arrival -time 101 -phase C3+R -ports test_c1 -early
get_asserted_phases -pin ig blk aa -at
                                                 > get_asserted_phases -pin aa ofc available -at
> get_asserted_phases -pin eu_iu_mmode -at
                                                       > get_asserted_phases -pin eu_iu mcset e1 -at
_asserted_phases -pin ru_98_43 -at
                                             > get_asserted_phases -pin srlz_op_match -at
get_asserted_phases -pin first_op_lat -at
                                                  > get_asserted_phases -pin zero branches -at
> get_asserted_phases -pin dcd mcr41 blk -at
                                                        > get_asserted_phases -pin xu_iu_xlat busy
             > get_asserted_phases -pin du_iu_hold_aa_req -at
-at
                                                                        > get_asserted_phases -pin
eu_iu fpu end op -at
                               > get_asserted_phases -pin eu_iu_misc_hold -at
get_asserted_phases -pin op_cmp_raw -at
                                                    > get_asserted_phases -pin op_dsbl_before -at
> get_asserted_phases -pin op_drain -at
                                                 > get_asserted_phases -pin eu_iu_fxu_end_op -at
> get_asserted_phases -pin op_mcend raw -at
                                                        > get_asserted_phases -pin eu_iu_br_wrong
             > get_asserted_phases -pin need_opnd_req -at.
-at
                                                                     > get_asserted_phases -pin
legal bht br-at
                         > get_asserted_phases -pin clkg -at
                                                                      > get_asserted_phases -pin
bht_branch_req -at Pin: NO PHASES for bht_branch_req: asserting default C3+R
set_arrival -time 401 -phase C3+R -ports bht_branch_req ...
                                                                     > set_arrival -time 101 -phase
C3+R -ports bht_branch_req ...
                                        > get_asserted_phases -pin id_ex_in_mm -at
get_asserted_phases -pin du_iu_quiesced -at
                                                      > get_asserted_phases -pin iu_op_cmp_hit_a -at
> get_asserted_phases -pin iu_op_cmp_hit_b -at
                                                          > get_asserted_phases -pin iu_op_cmp_hit_c
            > get_asserted_phases -pin iu_op_cmp_hit_d -at
                                                                      > get_asserted_phases -pin
dcd_frc_milli -at
                         > get_asserted_phases -pin iq_empty -at
                                                                           > get_asserted_phases
-pin op serialize -at
                             > get_asserted_phases -pin gptr_scan_in -at Pin: NO PHASES for
gptr_scan_in: asserting default C3+R
                                                > set_arrival -time 401 -phase C3+R -ports
gptr_scan_in -late
                            > set_arrival -time 101 -phase C3+R -ports gptr_scan_in -e...
get_asserted_phases -pin aa_agi_lat -at
                                                 > get_asserted_phases -pin branch_request -at
```

```
> get_asserted_phases -pin bu_iu_quiesced -at
> get asserted_phases -pin ru_9a_52 -at
                                                       > get_asserted_phases -pin op_eim_dcd -at
> get asserted phases -pin dcd_blk_dsucc -at
                                                             > get_asserted_phases -pin scan_in -at
> get_asserted_phases -pin iqmcode_mod_390gr -at
                                                               > set_arrival -time 401 -phase C3+R
Pin: NO PHASES for scan_in: asserting default C3+R
                              > set arrival -time 101 -phase C3+R -ports scan in -early
-ports scan_in -late
get asserted_phases -pin eu_iu_e1_exc_cond -at
                                                          > get_asserted_phases -pin
                              > get_asserted_phases -pin eu_iu_fpu_excpn -at
aa ofc block reg -at
get_asserted_phases -pin block_aa_branch -at
                                                       > get_asserted_phases -pin ru_iu_rq_blk -at
                                                        > get_asserted_phases -pin ireg_valid -at
> get_asserted_phases -pin op_chkpt_synch -at
                                                  > get_asserted_phases -pin three_branches -at
> get_asserted_phases -pin ru_9a_36 -at
> get_asserted_phases -pin bht_block_dcd -at Pin: NO PHASES for bht_block_dcd: asserting default
                 > set_arrival -time 401 -phase C3+R -ports bht_block_dcd -...
                                                                                        > set_arrival
C3+R
                                                        > get_asserted_phases -pin ru_9a_20 -at
-time 101 -phase C3+R -ports bht_block_dcd -...
                                                            > get asserted phases -pin gptr a clk -at
> get_asserted_phases -pin iu_eu_data_blocked -at
                                                                  > set_arrival -time 401 -phase C3+R
Pin: NO PHASES for gptr_a_clk: asserting default C3+R
> get_asserted_phases -pin gptr_b_clk -at Pin: NO PHASES for gptr_b_clk: asserting default C3+R
                                                                    > set arrival -time 101 -phase
> set_arrival -time 401 -phase C3+R -ports gptr_b_clk -late
                                      > get_asserted_phases -pin op_is_44 -at
C3+R -ports qptr_b_clk -early
                                                  > get_asserted_phases -pin clkg2 -at
get_asserted_phases -pin inst_fetches -at
get_asserted_phases -pin eu_iu_fxu_exc_cond -at
                                                          > get_asserted_phases -pin ru_9a_04 -at
                                                      > get_asserted_phases -pin scan_enable -at
> get_asserted_phases -pin br_wrong_targ -at
> get_asserted_phases -pin du_iu_store_status(0) -at
                                                             > get_asserted_phases -pin
                                  > get_asserted_phases -pin du_iu_store_status(2) -at
                                                                                                >
du_iu_store_status(1) -at
                                                            > get_asserted_phases -pin
get asserted phases -pin eu_iu_srlz_op_actn(0) -at
                                   > get_asserted_phases -pin ru_9a_0001(0) -at
eu iu srlz_op_actn(1) -at
get_asserted_phases -pin ru_9a_0001(1) -at
                                                     > get_asserted_phases -pin ireg_0_1(0) -at
                                                   > get_asserted_phases -pin num_dcd_cyl(0) -at
> get asserted_phases -pin ireg_0_1(1) -at
> get_asserted_phases -pin num_dcd_cyl(1) -at
                                                        > get_asserted_phases -pin ru_9a_3233(32)
             > get_asserted_phases -pin ru_9a_3233(33) -at
                                                                     > get asserted phases -pin
                                   > get_asserted_phases -pin eu_iu_interrupt_info(1) -at
eu_iu_interrupt_info(0) -at
                                                            > get_asserted_phases -pin
get_asserted_phases -pin eu_iu_interrupt_info(2) -at
                                   > get_asserted_phases -pin ru_9a_1617(16) -at
eu_iu_interrupt_info(3) -at
                                                      > get_asserted_phases -pin
get_asserted_phases -pin ru_9a_1617(17) -at
eu_iu_srlz_op_encode(0) -at
                                      > get_asserted_phases -pin eu_iu_srlz_op_encode(1) -at
                                                                 > get_asserted_phases -pin
> get_asserted_phases -pin eu_iu_srlz_op_encode(2) -at
                                      > get_asserted_phases -pin eu_iu_srlz_op_encode(4) -at
eu_iu_srlz_op_encode(3) -at
                                                                 > get_asserted_phases -pin
> get asserted_phases -pin eu_iu_srlz_op_encode(5) -at
                                      > get_asserted_phases -pin eu_iu_srlz_op_encode(7) -at
eu iu srlz op encode(6) -at
                                                                 > get_asserted_phases -pin
> get asserted phases -pin eu_iu_srlz_op_encode(8) -at
                                      > get_asserted_phases -pin eu_iu_srlz_op_encode(10) -at
eu_iu_srlz_op_encode(9) -at
                                                                  > get_asserted_phases -pin
> get asserted phases -pin eu_iu_srlz_op_encode(11) -at
                             > get_asserted_phases -pin ru_9a_4849(49) -at
ru 9a 4849(48) -at
                                                    > get_asserted_phases -pin ireg_1631(23) -at
get_asserted_phases -pin ireg_1631(22) -at
> get_asserted_phases -pin ireg_1631(24) -at
                                                      > get_asserted_phases -pin ireg_1631(25) -at
                                                      > get_asserted_phases -pin ireg_1631(27) -at
> get_asserted_phases -pin ireg_1631(26) -at
                                                      > get_asserted_phases -pin ireg_1631(29) -at
> get_asserted_phases -pin ireg_1631(28) -at
                                                     > hnl::all_outputs
> get asserted phases -pin ireg 1631(30) -at
get_asserted_phases -pin iu_eu_opcode_cmp -rat
                                                          > get_asserted_phases -pin iu_rcvry_reset
                                                                    > get_asserted_phases -pin
              > get_asserted_phases -pin iu_reset_op_c -rat
-rat
                                                                        > set_required -time 999
dcd_succ_last_t1 -rat Pin: NO PHASES for dcd_succ_last_t1:
-phase C3+R -ports dcd_succ_last_...
                                                > set_required -time -999 -phase C3+R -ports
                          > get_asserted_phases -pin iu_milli_mode -rat
dcd_succ_last...
                                                                             > set_required -time -999
     > set_required -time 999 -phase C3+R -ports iu_reset_op_c_...
                                             > get_asserted_phases -pin dcd_succ_last -rat
-phase C3+R -ports iu_reset_op_c...
                                                            > get_asserted_phases -pin
> get_asserted_phases -pin iu_eu_op_nomatch -rat
```

```
ds_1st_maybe -rat
                             > get_asserted_phases -pin id_xcute_targ -rat
get_asserted_phases -pin xc_frc_ia_to_if_t1 -rat
                                                         > get_asserted_phases -pin dcd_success_tr
              > get_asserted_phases -pin dsucc_or_agi_n -rat
                                                                        > get_asserted_phases -pin
dsucc_or_agi -rat
                            > get_asserted_phases -pin iu_slow_mode -rat
get_asserted_phases -pin slwmd_blk_n -rat
                                                     > get_asserted_phases -pin xc_frc_milli -rat
> get_asserted_phases -pin dcd_succ_first t1 -rat
                                                           > get_asserted_phases -pin iu_reset_all -rat
> get_asserted_phases -pin iu milli mode t1 -rat
                                                          > get_asserted_phases -pin
iu_milli_mode_t2 -rat
                               > get_asserted_phases -pin iu_milli_mode_t3 -rat
get_asserted_phases -pin xc_frc_milli_t1 -rat
                                                      > get_asserted_phases -pin iu_exc_cond -rat
> get_asserted_phases -pin slow_mode_tr -rat
                                                        > get_asserted_phases -pin iu_eu_slow_mode
              > get_asserted_phases -pin dcd_success -rat
                                                                    > get_asserted_phases -pin
iu_milli mode tr-rat
                              > get_asserted_phases -pin iu_reset_if -rat
get_asserted_phases -pin exc_cond tr -rat
                                                    > get_asserted_phases -pin dcd_succ_first -rat
> get_asserted_phases -pin execute_recovery -rat
                                                           > get_asserted_phases -pin execute_xcptn
              > get_asserted_phases -pin xc_frc_ia_to_if -rat
                                                                      > get_asserted_phases -pin
iu_slow_mode_t1 -rat Pin: NO PHASES for iu_slow_mode_t1:
                                                                         > set_required -time 999
-phase C3+R -ports iu_slow_mode_t...
                                                 > set_required -time -999 -phase C3+R -ports
iu_slow_mode_...
                           > get_asserted_phases -pin gptr_scan_out -rat Pin: NO PHASES for
gptr scan out:
                           > set_required -time 999 -phase C3+R -ports gptr_scan_out ...
set_required -time -999 -phase C3+R -ports gptr_scan_out...
                                                                     > get_asserted_phases -pin
iu reset fst -rat
                          > get_asserted_phases -pin scan_out -rat Pin: NO PHASES for scan_out:
> set_required -time 999 -phase C3+R -ports scan_out -late
                                                                     > set_required -time -999 -phase
C3+R -ports scan_out -early
                                      > get_asserted_phases -pin iu_eu_dcd_succ_tr -rat
get_asserted_phases -pin idcdsuc_err -rat Pin: NO PHASES for idcdsuc_err:
                                                                                       > set required
-time 999 -phase C3+R -ports idcdsuc_err -late
                                                         > set_required -time -999 -phase C3+R -ports
idcdsuc err -...
                         > get_asserted_phases -pin frc_milli -rat
                                                                          > get_asserted_phases -pin
iu_intrupt_info(0) -rat
                               > get_asserted_phases -pin iu_intrupt_info(1) -rat
get_asserted_phases -pin iu_intrupt_info(2) -rat
                                                        > get_asserted_phases -pin iu_intrupt_info(3)
              > get_asserted_phases -pin blk_dcd_info_tr(0) -rat
-rat
                                                                         > get_asserted_phases -pin
blk_dcd_info_tr(1) -rat
                                > get_asserted_phases -pin blk_dcd_info_tr(2) -rat
get_asserted_phases -pin blk_dcd_info_tr(3) -rat
                                                         > get_asserted_phases -pin
iu_srlz_op_encode(0) -rat
                                   > get_asserted_phases -pin iu_srlz_op_encode(1) -rat
                                                                                                 >
get_asserted_phases -pin iu_srlz_op_encode(2) -rat
                                                             > get_asserted_phases -pin
iu_srlz_op_encode(3) -rat
                                   > get_asserted_phases -pin iu_srlz_op_encode(4) -rat
                                                                                                 >
-pin iu_srlz_op encode(6) -rat
                                        > get_asserted_phases -pin iu_srlz_op_encode(7) -rat
> get_asserted_phases -pin iu_srlz_op_encode(8) -rat
                                                              > get_asserted_phases -pin
iu_srlz_op_encode(9) -rat
                                   > get_asserted_phases -pin iu_srlz_op_encode(10) -rat
                                                                                                  >
get_asserted_phases -pin iu_srlz_op_encode(11) -rat
                                                              > get_asserted_phases -pin
decode ilc(0) -rat
                           > get_asserted_phases -pin decode_ilc(1) -rat
get_asserted_phases -pin srlz_actn_tr(0) -rat
                                                     > get_asserted_phases -pin srlz actn tr(1) -rat
> get_asserted_phases -pin intrpt_info_tr(0) -rat
                                                        > get_asserted_phases -pin intrpt_info_tr(1)
-rat
             > get_asserted_phases -pin intrpt_info_tr(2) -rat
                                                                      > get_asserted_phases -pin
intrpt_info_tr(3) -rat
                             > get_asserted_phases -pin op_44_info_tr(0) -rat
get_asserted_phases -pin op_44_info_tr(1) -rat
                                                       > get_asserted_phases -pin dcd_c_cnt(0) -rat
> get_asserted_phases -pin dcd_c_cnt(1) -rat
                                                     > read dcadi file -file
/afs/apd/func/vlsi/alliance00/bscc... [ET-0018]:>Begin...ETE DCADJ reader
                                                                                for file
/afs/apd/func/vlsi/alliance00/bscc8/v5/ndr/a00.dcadj. [ET-0019]:<End.....ETE DCADJ reader.
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/main.tcl
hnl_idesign_get_name __CiType_13_30da5570
                                                      > use_pseudo_reg -idesign
 _CiType_13_30da5570 [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3,
analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
```

```
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2 M IN 1_1_IN_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]: Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode: SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
0 0 S 0 0 3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP.
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2 M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting `
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]: Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode: SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]: Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode: SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
```

```
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW CHIP, and below. (ET-0112):Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below: [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
OW_CHIP, and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3,
analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0 3, analysis mode:SLOW CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting
timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: L1L2_M_IN_1_1_IN_0_0_0_S_0_0_3, analysis
mode:SLOW_CHIP, and below.
                                    > hnl_idesign_get_design __CiType_13_30da5570
hnl_design_get_library __CiType_25_30e9d698
                                                  > hnl_library_get_name __CiType 23 30e9eb40
> echo {mask_group 0} mask_group 0 [hnl_attr]: Attributes registered for copy for type: PORT.
MASK_ANYTHING_MASKED_ON_PORT [hnl_attr]: Attributes registered for copy for type: CELL.
MASK_ANYTHING_MASKED_ON_CELL MASK_USER_CELL_NOCHANGE
SUGGESTED_LIBRARY_CELL SUGGESTED_PARALLEL_FANOUT SUGGESTED SIZE
SUGGESTED_SWAP SYN_USAGE_BOX_HIDE [hnl_attr]: Attributes registered for copy for type: PIN.
MASK_ANYTHING_MASKED_ON_PIN MASK_USER_PIN NOCHANGE
MASK_USER_PIN_NONEWNET SUGGESTED_SERIAL_FANOUT SYN_SAS_NAME [hnl attr]:
Attributes registered for copy for type: NET. MASK_ANYTHING_MASKED_ON_NET [hnl_attr]: 0 port(s)
have attribute(s) registered for copy. [hnl_attr]: 187 cell(s) have attribute(s) registered for copy. [hnl_attr]:
0 net(s) have attribute(s) registered for copy. [hnl_attr]: 2730 pin(s) have attribute(s) registered for copy.
> set_slew_propagation -estimate
                                     > cds continuous -fast
                                                                  > echo {=== Optimization
process === Optimization process ===
                                               > pipo_buffer_insert [pipo_buffer]: Inserted 10
```

```
buffers Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/optz.tcl
freeze net loads -set -limit [TIMER-6412]: Asserted load on 369 inet(s).
                                                                          > ps Design
                                  1 instances 0 upcells
                                                         122 IN ports 73 OUT ports
/HISVHDL/IDCDSUC has:
801 cells (516 AND; 5 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                0 buses
                                             2770 pins (623 inversions)
                                                                                2.71 pins per
1022 nets (0 multiply-driven; 0 undriven)
                                                                                 > ps Design
                                                         22 max fanout
           1675 literals 19 levels
                                  10 max fanin
net
                                              713 cells (433 AND; 0 XOR; 0 SEQ; 0 TRI; 280
           122 IN ports 73 OUT ports
pcells
                                              934 nets (0 multiply-driven; 0 undriven)
LINKED: 0 UNLINKED: 0 DC)
                                  0 buses
                                                         1597 literals 16 levels
                                                                                10 max fanin
                                  2.79 pins per net
2604 pins (608 inversions)
42 max fanout Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/custom_report.tcl
> echo {Custom Synzilla Report} Custom Synzilla Report
                                                              > ps -cell Design
                                                         122 IN ports 73 OUT ports
/HISVHDL/IDCDSUC has:
                                  1 instances 0 upcells
713 cells (433 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                0 buses
                                              2604 pins (608 inversions)
                                                                                2.79 pins per
934 nets (0 multiply-driven; 0 undriven)
                                  10 max fanin
                                                         42 max fanout
                                                                                Cell
           1597 literals 16 levels
                       FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                            0)
Information
                                                         cb clk_32_1 (ncount
                                                                                6: area
                (ncount 83: area
PSEUDO_REG
                                     0)
                       cb_mode_block (ncount 1: area
                                                         Total Area = 570 (Comb = 20:
cs invvn01c_sl (ncount 10 : area
                                  20)
                             > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550)
             for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:52:02 1999 Part : IDCDSUC Mode : Late Mode / Nominal
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                        Max. Slack: 1.13427E+38 Sort Field: Slack
-1.13427E+38
                                     Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
                                                            Slack due to a point downstream on
                          Slack Continuation
                                                  SIkCont
  -----
                                        ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                              RAT
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                              ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                   ClkGSet
                                                             ( DATA ARRIVAL TIME - CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                  ClkGHld
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                             CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                      Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                      Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        ClkPW
ClockPulseWidth
                                                     ( CLOCK1 ARRIVAL TIME + CLOCK
                                          ClkSep
TRAILING EDGE ) ClockSeparation
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                       ALTest
                                                                                  (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
           Slack discontinuity due to failed test
                                              Num/
ATLimit
                                           Delay/ Failed Test/ Test PinName
LimitedAT/
                                                   P Func T.Adj NetName
           AT Slack Slew CL FO Cell
E Phase
                                                                          2468 -1147
                    1 drain_blk.reg_n.lat_0/BASE_REG/a
                                                                FC3+R
                                       39 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
27 1 cl invvn
                      05d cl invvn05d
                                                         1200 c1 ---->
                    60 238 14 cl invvn
                                                05d
F C3-
         160
                                                          2468 -1147
                                                                            27 1 AND
drain_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                FC3+R
                                                                                AND
                                      2516 -1147
                                                     0
                                                         21 1 AND
                                                                                        -48
                            R C3+R
/DELAY_ELEMENT/IN1
                                                                        21 1 PSEUDO_REG
                                                      2516 -1147
                                                                     0
a ----> drain_blk.reg_n.lat_0/a
                                            R C3+R
                 0 a ----> C89/OUT
                                                            R C3+R
                                                                      2516 -1147
                                                                                     0
                                                                                         21
PSEUDO_REG
                                                                         FC3+R
                                                                                   2463
                                         C89/IN1
                    AND
                             0 N89 --->
1 AND
                                             52 drain_blk_in ---->{a}
         0 21 1 AND
                                    AND
-1147
                                               FC3+R 2463 -1147
                                                                           21 1 AND
M#2.EXPRESSION#104EXPR0/OUT
                                                                                    2307
          0 drain_blk_in ----> M#2.EXPRESSION#104EXPR0/IN1
                                                                          F C3+R
AND
                                            157 NET667 ---->{b} M#2.OR_VECT#3/OUT
         0 21 1 AND
                                    AND
 -1147
```

```
FC3+R 2307 -1147 0 21 1 AND
                                         AND 0 NET667 ---->
M#2.OR_VECT#3/IN9 F C3+R 2046 -1147 0 21 1 AND
     261 drain_cond(8) ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                                 F C3+R 2046
-1147 0 21 1 AND AND 0 drain_cond(8) ---->
M#2.EXPREŞSION#103EXPR0/IN2 R C3+R 1941 -1147
                                     R C3+R 1941 -1147 0 37 2 AND
     104 stores_in_l2 ---->{d} M#2.EXPRESSION#94EXPR0/OUT
                                                              R C3+R 1941
-1147 0 37 2 AND AND 0 stores_in_l2 ---->
M#2.EXPRESSION#94EXPR0/IN3 R C3+R 1784 -114
                                    R C3+R 1784 -1147 0 53 3 AND
AND 157 NET994 ---->{e} M#2.EXPRESSION#92EXPR2/OUT R C3+R 1784 -1147 0 53 3 AND AND 0 NET994 ----> M#2.EXPRESSION#92EXPR2/IN2
F C3+R 1680 -1147 0 1222 7 AND AND 104 dcd_success ---->{f}
M#2.EXPRESSION#131EXPR0/OUT F C3+R 1680 -1147 0 1222 7 AND
AND 0 dcd_success ---> M#2.EXPRESSION#131EXPR0/IN1
                                                             F C3+R 1471
-1147 0 37 2 AND AND 209 slow_blks_s ---->{g}
M#2.EXPRESSION#124EXPR0/OUT F C3+R 1471 -1147
                                      FC3+R 1471 -1147 0 37 2 AND
AND 0 slow_blks_s ----> M#2.EXPRESSION#124EXPR0/IN1 R C3+R 1 -1147 0 21 1 AND AND 104 NET749 ---->{h}

M#2.EXPRESSION#124EXPR1/OUT R C3+R 1367 -1147 0 21 1 AND
                                                            R C3+R 1367
     0 NET749 ---> M#2.EXPRESSION#124EXPR1/IN1 F C3+R 1262 -1147
0 21 1 AND AND 104 NET750 ---->{i} M#2.EXPRESSION#124EXPR2/OUT F C3+R 1262 -1147 0 21 1 AND AND 0 NET750 ---->
M#2.EXPRESSION#124EXPR2/IN1 F C3+R 1105 -1147 0 37 2 AND
AND 157 medium_blks ---->{j} M#2.EXPRESSION#122EXPR0/OUT -1147 0 37 2 AND AND 0 medium_blks ----> M#2.EXPRESSION#122EXPR0/IN1 F C3+R 949 -1147 0
                                                                F C3+R 1105
                                     FC3+R 949 -1147 0 37 2 AND
     157 quick_blks ---->{k} M#2.EXPRESSION#121EXPR0/OUT F C3+R
                                                                       949
     0 37 2 AND AND 0 quick_blks ---->
M#2.EXPRESSION#121EXPR0/IN2
                                     RC3+R 792 -1147 0 37 2 AND
R C3+R 687 -1147 0 21 1 AND
AND 104 NET689 ---->{m} M#2.EXPRESSION#82EXPR1/OUT
                                                        R C3+R 687
-1147 0 21 1 AND AND 0 NET689 ----> M#2.EXPRESSION#82EXPR1/IN1 R C3+R 583 -1147 110 31 2 AND AND 104 three_branches ---->
                                    AND 104 three_branches ---->
three branches
             R C3+R 583 -1147 110 31 2 PI
0 three_branches
                    ------ 2 drain_blk.reg_n.lat_0/BASE_REG/a R C3+R 2477 -1105 0
0 21 1 AND AND 157 NET667 ---->{b} M#2.OR_VECT#3/OUT
R C3+R 2322 -1105 0 21 1 AND AND 0 NET667 ---->
M#2.OR_VECT#3/IN9 R C3+R 2061 -1105 0 21 1 AND
AND 261 drain_cond(8) ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                                 R C3+R
AND 104 stores_in_l2 ---->{d} M#2.EXPRESSION#94EXPR0/OUT F C3+R 1956
-1105
     0 37 2 AND AND 0 stores in 12 ---->
```

```
1799 -1105
M#2.EXPRESSION#94EXPR0/IN3
                                            FC3+R
       157 NET994 ---->{e} M#2.EXPRESSION#92EXPR2/OUT
                                                                        FC3+R
                                                                                 1799
AND
                                           0 NET994 ---> M#2.EXPRESSION#92EXPR2/IN2
                                   AND
-1105
            53 3 AND
                                                           104 dcd_success ---->{f}
                        0 1222 7 AND
                                                   AND
         1695 -1105
R C3+R
                                                       1695 -1105
                                                                      0 1222 7 AND
M#2.EXPRESSION#131EXPR0/OUT
                                             R C3+R
        0 dcd_success ---> M#2.EXPRESSION#131EXPR0/IN1
                                                                         RC3+R
                                                                                   1486
AND
                                          209 slow_blks_s ---->{g}
                                   AND
            37 2 AND
-1105
M#2.EXPRESSION#124EXPR0/OUT
                                             RC3+R
                                                       1486 -1105
                                                                          37 2 AND
                                                                         F C3+R
                                                                                  1382
        0 slow_blks_s ---> M#2.EXPRESSION#124EXPR0/IN1
AND
                    104 NET749 ---->{h} M#2.EXPRESSION#124EXPR1/OUT
            AND
                                                AND
                                                         0 NET749 ---->
       1382 -1105
                      0 21 1 AND
C3+R
                                                                        21 1 AND
                                                      1277 -1105
M#2.EXPRESSION#124EXPR1/IN1
                                            R C3+R
       104 NET750 ---->{i} M#2.EXPRESSION#124EXPR2/OUT
                                                                       R C3+R 1277
AND
                                   AND
                                           0 NET750 ---->
-1105
            21 1 AND
                                                                        37 2 AND
M#2.EXPRESSION#124EXPR2/IN1
                                            R C3+R
                                                      1120 -1105
       157 medium_blks ---->{j} M#2.EXPRESSION#122EXPR0/OUT
                                                                                      1120
                                                                            R C3+R
                                            0 medium_blks ---->
            37 2 AND
                                   AND
-1105
                                                                        37 2 AND
M#2.EXPRESSION#122EXPR0/IN1
                                            R C3+R
                                                      964 -1105
                                                                    0
       157 quick_blks ---->{k} M#2.EXPRESSION#121EXPR0/OUT
                                                                          R C3+R
                                                                                     964
AND
                                            0 quick_blks ---->
                                   AND
           37 2 AND
-1105
                                                       807 -1105
                                                                    0
                                                                        37 2 AND
M#2.EXPRESSION#121EXPR0/IN2
                                             FC3+R
        157 insn_blk_dcd ---->{I} M#2.EXPRESSION#82EXPR0/OUT
                                                                           FC3+R
                                                                                     807
AND
                                            0 insn_blk_dcd ---->
            37 2 AND
                                   AND
-1105
        0
                                                                       21 1 AND
M#2.EXPRESSION#82EXPR0/IN2
                                                      702 -1105
                                            FC3+R
        104 NET689 ---->{m} M#2.EXPRESSION#82EXPR1/OUT
                                                                        FC3+R
                                            0 NET689 ----> M#2.EXPRESSION#82EXPR1/IN1
                                   AND
-1105
            21 1 AND
                                                          104 three_branches ---->
                                                  AND
                            31 2 AND
FC3+R
          598 -1105
                       81
                                                              31 2 PI
                                                                                         0
                                  FC3+R
                                            598 -1105
                                                         81
three_branches
three_branches
                            > report_area [ET-0413]:Using default pin capacitance 0.200000 for
boundary output pin iu_reset_op_c_t1. [ET-0027]:No subsequent messages of this type will be reported.
Increase timing debug level for complete set of these messages. [load_update]: Number of pin load
calculations: 83 since last stats [load_update]: Number of pin weight calculations: 0 since last stats
                                                                       > cputime Used 0.00
Design: /IDCDSUC - Area: 2731.154785, Area(Weight): 561.845093
                                                                 > pmove -cost 3 -dup -trace 0
cpu seconds or 00:00:00 wall time, used 0 bytes or 0 byte.
                                                                                > pmove
                                        > merge -cost 1 -dup -trace 0
> bmove -cost 4 -dup -trace 0
                                                                        > decomp -nand -ddi
                                > merge -cost 0 -dup -trace 0
-cost 0 -dup -trace 0
-dfi -no_xor Performing Circuit Decomposition for design IDCDSUC ... Performing NAND decomposition
... ... Finished performing NAND decomposition NAND CPU time: 0.23 secs. NAND memory usage:
266240 bytes Performing DDI decomposition ... ... Finished performing DDI decomposition DDI CPU
time: 0.20 secs. DDI memory usage: 0 bytes Performing DFI decomposition ... ... Finished performing
DFI decomposition DFI CPU time: 0.07 secs. DFI memory usage: 0 bytes ....Finished Performing Circuit
Decomposition for design IDCDSUC Decomposition CPU time: 0.50 secs. Decomposition memory usage:
                          > merge -cost 0 -dup -trace 10 Merging Cella
266240 bytes
M#2.EXPRESSION#17EXPR0, Cellb C371, Cellc M#2.EXPRESSION#153EXPR1 Merging Cella
M#2.OR VECT#2, Cellb C226, Cellc M#2.EXPRESSION#49EXPR1 Merging Cella
M#2.EXPRESSION#62EXPR4, Cellb C778, Cellc M#2.EXPRESSION#62EXPR3 Merging Cella
ella M#2.EXPRESSION#6EXPR0, Cellb C336, Cellc M#2.EXPRESSION#18EXPR1 Merging Cella
M#2.EXPRESSION#9EXPR0, Cellb C341, Cellc M#2.EXPRESSION#18EXPR2 Merging Cella
M#2.EXPRESSION#12EXPR0, Cellb C354, Cellc M#2.EXPRESSION#18EXPR3 Merging Cella
M#2.EXPRESSION#15EXPR0, Cellb C366, Cellc M#2.EXPRESSION#18EXPR4 Merging Cella
M#2.EXPRESSION#5EXPR0, Cellb C331, Cellc M#2.EXPRESSION#17EXPR1 Merging Cella
M#2.EXPRESSION#8EXPR0, Cellb C340, Cellc M#2.EXPRESSION#17EXPR2 Merging Cella
M#2.EXPRESSION#11EXPR0, Cellb C353, Cellc M#2.EXPRESSION#17EXPR3 Merging Cella
```

53 3 AND

```
M#2.EXPRESSION#14EXPR0, Cellb C364, Cellc M#2.EXPRESSION#17EXPR4 Merging Cella
M#2.EXPRESSION#114EXPR0, Cellb C498, Cellc M#2.EXPRESSION#124EXPR0 Merging Cella
M#2.EXPRESSION#90EXPR1, Cellb C713, Cellc M#2.EXPRESSION#90EXPR0 Merging Cella
M#2.EXPRESSION#125EXPR0, Cellb C432, Cellc M#2.EXPRESSION#134EXPR2 Merging Cella
M#2.EXPRESSION#123EXPR0, Cellb C415, Cellc M#2.EXPRESSION#125EXPR0 Merging Cella
M#2.EXPRESSION#126EXPR0, Cellb C438, Cellc M#2.EXPRESSION#132EXPR0 Merging Cella
M#2.EXPRESSION#107EXPR0, Cellb C705, Cellc M#2.EXPRESSION#108EXPR0 Merging Cella
M#2.EXPRESSION#88EXPR1, Cellb C339, Cellc M#2.EXPRESSION#88EXPR0 There were a total of 19
merge moves performed
                                       > fx_opt -s Number of connections before fx_opt: 1727
Number of connections after fx opt: 1540
                                                     > tgfs_redund -effort 100 -max_iteration 3
> pmove -cost 3 -dup -trace 0
                                          > bmove -cost 4 -dup -trace 0
-cost 1 -dup -trace 0
                                 > pmove -cost 0 -dup -trace 0
                                                                           > merge -cost 0 -dup
-trace 0
                     > decomp -nand -ddi -dfi -no_xor Performing Circuit Decomposition for design
IDCDSUC ... Performing NAND decomposition ... ... Finished performing NAND decomposition NAND
CPU time: 0.08 secs. NAND memory usage: 0 bytes Performing DDI decomposition ... ... Finished
performing DDI decomposition DDI CPU time: 0.00 secs. DDI memory usage: 0 bytes Performing DFI
decomposition ... ... Finished performing DFI decomposition DFI CPU time: 0.05 secs. DFI memory
usage: 0 bytes ... Finished Performing Circuit Decomposition for design IDCDSUC Decomposition CPU
time: 0.13 secs. Decomposition memory usage: 0 bytes
                                                                 > merge -cost 0 -dup -trace 10
Merging Cella C1114, Cellb C1175, Cellc M#2.EXPRESSION#77EXPR1 Merging Cella C1132, Cellb
C1190, Cellc M#2.EXPRESSION#85EXPR3 Merging Cella M#2.EXPRESSION#147EXPR2, Cellb C225,
Cellc C899 Merging Cella C1120, Cellb C1214, Cellc M#2.EXPRESSION#111EXPR7 Merging Cella
C1045, Cellb C1170, Cellc M#2.EXPRESSION#155EXPR1 Merging Cella
M#2.EXPRESSION#92EXPR0, Cellb C1283, Cellc M#2.EXPRESSION#169EXPR1 Merging Cella
M#2.EXPRESSION#94EXPR0, Cellb C1284, Cellc M#2.EXPRESSION#169EXPR2 Merging Cella
C1047, Cellb C1192, Cellc M#2.EXPRESSION#170EXPR0 Merging Cella C1126, Cellb C1230, Cellc
M#2.EXPRESSION#141EXPR1 Merging Cella C1155, Cellb C1356, Cellc M#2.EXPRESSION#6EXPR0
Merging Cella C1156, Cellb C1358, Cellc M#2.EXPRESSION#9EXPR0 Merging Cella C1157, Cellb
C1360, Cellc M#2.EXPRESSION#12EXPR0 Merging Cella C1158, Cellb C1362, Cellc
M#2.EXPRESSION#15EXPR0 Merging Cella C934, Cellb C1335, Cellc C1075 There were a total of 14
merge moves performed
                                      > fx_opt -s Number of connections before fx_opt: 1524
Number of connections after fx opt: 1508
                                                     > tgfs_redund -effort 100 -max_iteration 3
> ps Design /HISVHDL/IDCDSUC has:
                                               1 instances 0 upcells
                                                                      122 IN ports 73 OUT ports
745 cells (465 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                  0 buses
966 nets (0 multiply-driven; 0 undriven)
                                               2547 pins (465 inversions)
                                                                                  2.64 pins per
           1508 literals 21 levels
                                   10 max fanin
                                                           19 max fanout
tafs_redund -effort 100 -max iteration 3
                                               > echo {Custom Synzilla Report} Custom Synzilla
22 IN ports 73 OUT ports
                                   745 cells (465 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0
UNLINKED; 0 DC)
                       0 buses
                                   966 nets (0 multiply-driven; 0 undriven)
                                                                                  2547 pins
(465 inversions)
                       2.64 pins per net
                                               1508 literals 21 levels
                                                                      10 max fanin
19 max fanout
                       Cell Information
                                                          FUNC_STRAIGHT_WIRE_DESIGN
(ncount 180: area
                     0)
                                                               (ncount 83: area
                                               PSEUDO_REG
cb clk 32 1 (ncount
                       6: area
                                 480)
                                                          cb_mode_block (ncount
                                                                                    1: area
                       cs_invvn01c_sl (ncount
                                              10 : area
                                                                                  Total Area =
570 \text{ (Comb} = 20 : Non-Comb} = 550)
                                             > write_end_point_report -points 2
[ET-0018]:>Begin...New EndPoint Report
                                            for file /tmp/end_point_report..147522.
[ET-0019]:<End.....New Endpoint Report.
                                           Sun Apr 18 21:52:17 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                           EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                       Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 2 Cause of Slack
                                           Abbreviation Comparison/Description
                          Slack Continuation
                                                  SlkCont
                                                              Slack due to a point downstream on
path Required Arrival Time
                              RAT
                                         ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                                ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
                              ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                   ClkGSet
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                   ClkGHld
                                                              ( DATA ARRIVAL TIME - CLOCK
```

```
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                   CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                           Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                           Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
        ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                            ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                    CIkPW
ClockPulseWidth
                                    ClkSep ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                             ALTest
                                                                       (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
         Slack discontinuity due to failed test
                                       Num/
ATLimit
                                     Delay/ Failed Test/ Test PinName
LimitedAT/
                                            P Func T.Adj NetName
E Phase
        AT Slack Slew CL FO Cell
. .
                                                        F C3+R · 2849 -1528
                 1 drain blk.reg_n.lat_0/BASE_REG/a
                                                                             0
                  05d cl_invvn05d 39 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
27 1 cl_invvn
                 60 238 14 cl_invvn
                                  05d
                                                 1200 c1 ---->
F C3- 160
                                         F C3+R 2849 -1528
drain_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                               0 27 1 AND
       0 DELAY ----> drain_blk.reg_n.lat_0/DELAY_ELEMENT/IN1
                                                              R C3+R 2897 -1528
                             -48 a ----> drain_blk.reg_n.lat_0/a
                                                                        RC3+R
                       AND
0 21 1 AND
                                         PSEUDO_REG 0 a ---->{a}
             0 21 1 PSEUDO_REG
2897 -1528
M#2.EXPRESSION#104EXPR0/OUT
                                        R C3+R 2897 -1528 0 21 1 AND
                                                           F C3+R 2740 -1528
       0 N687 ---> M#2.EXPRESSION#104EXPR0/IN1
                     AND 157 NET667 ---->{b} M#2.OR_VECT#3/OUT
 21 1 AND
                     0 21 1 AND
                                            AND
                                                     0 NET667 ---->
F C3+R 2740 -1528
                                  R C3+R 2479 -1528 0 21 1 AND
M#2.OR VECT#3/IN9
       261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                              R C3+R 2479 -1528
                              0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
                     AND
0 21 1 AND
                                                    104 N1393 ---->{d} C1398/OUT
                     0 37 2 AND
                                            AND
FC3+R
        2374 -1528
                                                    0 N1393 ----> C1398/IN2
                     0 37 2 AND
                                            AND
FC3+R
        2374 -1528
                                                    104 N927 ----> C1297/OUT
        2270 -1528 0 53 3 AND
                                            AND
RC3+R
        2270 -1528
                   0 53 3 AND
                                            AND
                                                     0 N927 ----> C1297/IN1
RC3+R
                                                    52 N1292
                                            AND
FC3+R
        2218 -1528
                     0 21 1 AND
                                    F C3+R 2218 -1528
---->{e} C932/OUT
                                                         0 21 1 AND
                                                 R C3+R 2113 -1528
        0 N1292 ---> C932/IN1
AND
                       104 NET994 ---->{f} M#2.EXPRESSION#92EXPR2/OUT
                                                                               R
AND
               AND
                                                   0 NET994 ---->
                      21 1 AND
                                           AND
      2113 -1528
                    0
C3+R
                                       F C3+R 2009 -1528
                                                             0 1190 5 AND
M#2.EXPRESSION#92EXPR2/IN2
                                                    F C3+R 2009 -1528
                                                                          0 1190
       104 N1098 ---->{g} C1103/OUT
                                                                          1904
                         0 N1098 ---->
                                      C1103/IN1
                                                                   R C3+R
5 AND
                 AND
                                      104 N1097 ---->{h} C1102/OUT
-1528
        0 21 1 AND
                               AND
                                                     0 N1097 ---> C1102/IN14
        1904 -1528
                         21 1 AND
                                             AND
R C3+R
                                                    104 N1480 ---> C1485/OUT
                                             AND
        1800 -1528
                     0
                         21 1 AND
FC3+R
                                             AND
                                                     0 N1480 ---> C1485/IN1
                     0 21 1 AND
FC3+R
        1800 -1528
                                                    52 N1479 ---->{i} C1484/OUT
                                             AND
R C3+R
        1747 -1528
                        37 2 AND
                                                     0 N1479 ---> C1484/IN5
        1747 -1528
                                             AND
RC3+R
                     0
                         37 2 AND
                                                    157 N1498 ----> C1503/OUT
                         37 2 AND
                                             AND
FC3+R
        1591 -1528
                     0
                                                     0 N1498 ----> C1503/IN1
FC3+R
        1591 -1528
                     0
                         37 2 AND
                                            AND
                                                    52 N1497 ---->{j} C1502/OUT
        1539 -1528
                     0 21 1 AND
                                             AND
R C3+R
                                                     0 N1497 ----> C1502/IN10
                                             AND
R C3+R
        1539 -1528
                     0 21 1 AND
                                             AND
                                                    209 N1502 ---> C1507/OUT
FC3+R
        1330 -1528
                     0
                        37 2 AND
                                             AND
                                                     0 N1502 ---> C1507/IN1
        1330 -1528
                     0
                         37 2 AND
FC3+R
                                             AND
                                                     52 N1501 ---->{k} C1506/OUT
        1277 -1528
                         21 1 AND
R C3+R
                                   0 N1501 ---> C1506/IN2
                           AND
   0 21 1 AND
                                                  209 N1002 ---->{I} C1007/OUT
                                           AND
C3+R
       1068 -1528
                    0 21 1 AND
                                                     0 N1002 ---> C1007/IN1
                                             AND
       1068 -1528
                     0 21 1 AND
FC3+R
```

```
AND
R C3+R
         912 -1528
                    0 21 1 AND
                                                  157 N1001 ---->{m} C1006/OUT
                                           AND
                                                   0 N1001 ----> C1006/IN1
R C3+R
         912 -1528
                    0 21 1 AND
        807 -1528
                    0 21 1 AND
                                                  104 N1314 ---> C1319/OUT
FC3+R
                                           AND
                    0 21 1 AND
        807 -1528
                                                   0 N1314 ----> C1319/IN1
FC3+R
                                           AND
         755 -1528
                    80 16 1 AND
                                           AND
                                                  52 op dsbl before ---->
R C3+R
                                                  80 16 1 PI
                                                                              0
                             R C3+R
                                      755 -1528
op dsbl before
op dsbl before
                 2 drain blk.reg n.lat 0/BASE REG/a R C3+R 2816 -1444
27 1 cl invvn
                 05d cl_invvn05d -12 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
F C3- 160
                 60 238 14 cl_invvn 05d
                                                1200 c1 ---->
drain_blk.req_n.lat_0/DELAY_ELEMENT/OUT R C3+R 2816 -1444 0 27 1 AND
AND "0" DELAY ----> "drain_blk.reg_n.lat_0/DELAY_ELEMENT/IN1
                                                             FC3+R 2870 -1444
0 21 1 AND
                    AND -54 a ----> drain_blk.reg_n.lat_0/a
                                                                       FC3+R
2870 -1444 0 21 1 PSEUDO_REG
M#2.EXPRESSION#104EXPR0/OUT
                                        PSEUDO_REG 0 a ---->{a}
                                       F C3+R 2870 -1444 0 21 1 AND
       0 N687 ----> M#2.EXPRESSION#104EXPR0/IN1
                                                          R C3+R 2713 -1444
                    AND 157 NET667 ---->{b} M#2.OR_VECT#3/OUT
0 21 1 AND
R C3+R 2713 -1444
                     0 21 1 AND
                                          AND 0 NET667 ---->
                           F C3+R 2452 -1444 0 21 1 AND
M#2.OR_VECT#3/IN9
      261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                             F C3+R 2452 -1444
0 21 1 AND
                    AND 0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
       2347 -1444
                    0 37 2 AND
                                            AND
                                                   104 N1393 ---->{d} C1398/OUT
R C3+R
       2347 -1444 0 37 2 AND
                                            AND
                                                    0 N1393 ----> C1398/IN2
R C3+R
                                         AND
AND
AND
                                                   104 N927 ----> C1297/OUT
        2243 -1444 0 53 3 AND
FC3+R
       -2243 -1444 0 53 3 AND
                                                   0 N927 ----> C1297/IN1
FC3+R
                    0 21 1 AND
       2191 -1444
                                                   52 N1292 ---->{e} C932/OUT
R C3+R
                                          AND
R C3+R
       2191 -1444
                     0 21 1 AND
                                                   0 N1292 ----> C932/IN1
FC3+R
       2086 -1444
                     0 21 1 AND
                                          AND
                                                   104 NET994 ---->{f}
       F C3+R 2086 -1444
                            0 21 1 AND
                                                   AND
                                                           0 NET994 --->
                                      R C3+R 1982 -1444
M#2.EXPRESSION#92EXPR2/IN2
                                                            0 1190 5 AND
      104 N1098 ---->{g} C1103/OUT
                                                   R C3+R 1982 -1444 0 1190
AND
                        0 N1098 ---> C1103/IN1
                                                                 F C3+R 1877
5 AND
                AND
                                     104 N1097 ---->{h} C1102/OUT
-1444
       0 21 1 AND
                              AND
FC3+R
       1877 -1444
                        21 1 AND
                                            AND
                                                   0 N1097 ----> C1102/IN14
RC3+R
       1773 -1444
                     0 21 1 AND
                                            AND
                                                   104 N1480 ---> C1485/OUT
        1773 -1444
R C3+R
                     0 21 1 AND
                                            AND
                                                    0 N1480 ---> C1485/IN1
        1720 -1444
                                                   52 N1479 ---->{i} C1484/OUT
                        37 2 AND
                                            AND
FC3+R
                     0
                                                   0 N1479 ----> C1484/IN5
FC3+R
        1720 -1444
                     0
                        37 2 AND
                                            AND
                                                   157 N1498 ----> C1503/OUT
R C3+R
        1564 -1444
                     0
                        37 2 AND
                                            AND
        1564 -1444
                                                   0 N1498 ---> C1503/IN1
                                            AND
RC3+R
                     0
                        37 2 AND
                                                   52 N1497 ---->{i} C1502/OUT
FC3+R
        1512 -1444
                     0 21 1 AND
                                            AND
FC3+R
        1512 -1444
                     0 21 1 AND
                                            AND
                                                   0 N1497 ----> C1502/IN10
                                                   209 N1502 ----> C1507/OUT
RC3+R
        1303 -1444
                     0 37 2 AND
                                            AND
                                                    0 N1502 ---> C1507/IN1
RC3+R
        1303 -1444
                     0
                        37 2 AND
                                            AND
                                                   52 N1501 ---->{k} C1506/OUT
FC3+R
        1250 -1444
                     0 21 1 AND
                                            AND
        1250 -1444
FC3+R
                     0 21 1 AND
                                            AND
                                                   0 N1501 ----> C1506/IN2
RC3+R
        1041 -1444
                     0 21 1 AND
                                            AND
                                                   209 N1002 ---->{I} C1007/OUT
RC3+R
        1041 -1444
                     0 21 1 AND
                                            AND
                                                    0 N1002 ---> C1007/IN1
         885 -1444
FC3+R
                    0 21 1 AND
                                           AND
                                                   157 N1001 ---->{m} C1006/OUT
         885 -1444
                                         - AND
                                                   0 N1001 ----> C1006/IN1
FC3+R
                    0 21 1 AND
         780 -1444
                                                   104 N1314 ---> C1319/OUT
R C3+R
                    0 21 1 AND
                                            AND
                                                   0 N1314 ----> C1319/IN1
         780 -1444 0 21 1 AND
RC3+R
                                            AND
                                                   52 op_dsbl_before ---->
FC3+R
         728 -1444
                    80 16 1 AND
                                            AND
                                                  80 16 1 PI
                                                                              0
                             F C3+R 728 -1444
op dsbl_before
```

```
·
                        0:15 wall time, used 1376256 bytes or 1 meg. > ps Design /HISVHDL/IDCDSUC has:
                                                   745 cells (465 AND; 0 XOR; 0 SEQ; 0
                   122 IN ports 73 OUT ports
instances 0 upcells
                                                   966 nets (0 multiply-driven; 0 undriven)
                                         0 buses
TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                   1508 literals 21 levels
                                                                      10 max fanin
2547 pins (465 inversions)
                               2.64 pins per net
                     > echo {Custom Synzilla Report} Custom Synzilla Report
19 max fanout
                                                              122 IN ports 73 OUT ports
                                         1 instances 0 upcells
-cell Design /HISVHDL/IDCDSUC has:
745 cells (465 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                        0 buses
                                                                        2.64 pins per
966 nets (0 multiply-driven; 0 undriven)
                                         2547 pins (465 inversions)
        1508 literals 21 levels
                                                                        Cell
                                                   19 max fanout
                              10 max fanin
                    FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                    0)
                                                   cb_clk_32_1 (ncount
                                                                        6: area
PSEUDO REG (ncount 83: area 0)
                                                   70)
                    cb_mode_block (ncount 1: area
cs_invvn01c_sl (ncount 10 : area
                                                   Total Area = 570 (Comb = 20:
                              20)
                         > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550)
            for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:52:18 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                    EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                     Max. Slack: 1.13427E+38 Sort Field: Slack
                                                                       Max.
-1.13427E+38
                                 Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
                                                      Slack due to a point downstream on
                                             SIkCont
----- Slack Continuation
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
                           RAT
path Required Arrival Time
                           ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                 CIKGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                                                       ( DATA ARRIVAL TIME - CLOCK
                                          ClkGHld
ARRIVAL TIME + ADJUST ) Clock Gating Hold
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                     CIKTPW
                                                                              Setup
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                              Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
          ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                               ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockPulseWidth
                     CIkPW
                                               ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                      ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
          Slack discontinuity due to failed test
                                         Num/
ATLimit
                                       Delay/ Failed Test/ Test PinName
LimitedAT/
                                              P Func T.Adj NetName
E Phase AT Slack Slew CL FO Cell
                                           -----
                                                          F C3+R 2849 -1528
                  1 drain_blk.reg_n.lat_0/BASE_REG/a
                   05d cl_invvn05d 39 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
27 1 cl_invvn
                                           05d
                                                   1200 c1 --->
                  60 238 14 cl_invvn
F C3-
        160
                                           FC3+R
drain_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                   2849 -1528
                                                                 0
                                                                    27 1 AND
                                                   2897 -1528
                                                                 0 21 1 AND
 drain blk.reg n.lat 0/DELAY_ELEMENT/IN1
                                           R C3+R
                                                           2897 -1528
                                                  R C3+R
       -48 a ----> drain blk.reg_n.lat_0/a
AND
                                    0 a ---->{a} M#2.EXPRESSION#104EXPR0/OUT
PSEUDO_REG
                     PSEUDO REG
                                                       0 N687 ---->
                                               AND
R C3+R 2897 -1528
                      0 21 1 AND
                                                               0 21 1 AND
                                         F C3+R 2740 -1528
M#2.EXPRESSION#104EXPR0/IN1
                                                             FC3+R 2740 -1528
       157 NET667 ---->{b} M#2.OR_VECT#3/OUT
AND
                              0 NET667 ----> M#2.OR_VECT#3/IN9
                                                                                  R
0 21 1 AND
                        AND
                                             AND
                                                    261 N685 ---->{c}
C3+R 2479 -1528
                    0 21 1 AND
                                                   2479 -1528 0 21 1 AND
M#2.EXPRESSION#103EXPR0/OUT
                                          R C3+R
         0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
                                                             FC3+R 2374 -1528
                                104 N1393 ---->{d} C1398/OUT
                        AND
0 37 2 AND
```

```
C3+R 2374 -1528
                   0 37 2 AND
                                        AND
                                                 0 N1393 ---> C1398/IN2
R C3+R 2270 -1528
                   0 53 3 AND
                                          AND
                                                  104 N927 ----> C1297/OUT
R C3+R
        2270 -1528 0 53 3 AND
                                                  0 N927 ----> C1297/IN1
                                           AND
                    0 21 1 AND
       2218 -1528
F C3+R
                                          AND
                                                  52 N1292
---->{e} C932/OUT
                                  F C3+R 2218 -1528 0 21 1 AND
AND
       0 N1292 ----> C932/IN1
                                               R C3+R 2113 -1528
AND
             AND
                    104 NET994 ---->{f} M#2.EXPRESSION#92EXPR2/OUT
                                                                            R
      2113 -1528 0 21 1 AND AND 0 NET994 ---->
C3+R
M#2.EXPRESSION#92EXPR2/IN2
                                     FC3+R 2009 -1528 0 1190 5 AND
AND
      104 N1098 ---->{g} C1103/OUT
                                                  FC3+R 2009 -1528 0 1190
5 AND
                AND
                        0 N1098 ----> C1103/IN1
                                                                R C3+R 1904
-1528
       0 21 1 AND
                              AND
                                    104 N1097 ---->{h} C1102/OUT
      1904 -1528
R°C3+R
                        21 1 AND
                                           AND
                                                  0 N1097 ----> C1102/IN14
FC3+R
       1800 -1528
                    0 21 1 AND
                                                  104 N1480 ---> C1485/OUT
                                           AND
                                        AND
AND
AND
                    0 21 1 AND
FC3+R
       1800 -1528
                                                  0 N1480 ----> C1485/IN1
R C3+R
       1747 -1528
                    0 37 2 AND
                                                  52 N1479 ---->{i} C1484/OUT
R C3+R
       1747 -1528
                    0 37 2 AND
                                                  0 N1479 ----> C1484/IN5
                                        AND 157 N1498 ----> C1503/OUT
FC3+R
       1591 -1528
                    0 37 2 AND
FC3+R
       1591 -1528
                    0 37 2 AND
                                        AND
                                                  0 N1498 ----> C1503/IN1
       1539 -1528
R C3+R
                    0 21 1 AND
                                                  52 N1497 ---->{j} C1502/OUT
                                          AND
-> C1502/IN10
                               F C3+R 1330 -1528 0 37 2 AND
AND
      209 N1502 ---->
                    C1507/OUT
                                                 F C3+R 1330 -1528
                                                                      0 37 2
AND
              AND
                      0 N1502 ---> C1507/IN1
                                                               R C3+R 1277
-1528
       0 21 1 AND
                             AND
                                     52 N1501 ---->{k} C1506/OUT
R C3+R
       1277 -1528
                        21 1 AND
                                          AND
                                                  0 N1501 ---> C1506/IN2
                                                  209 N1002 ---->{I} C1007/OUT
FC3+R
       1068 -1528
                    0 21 1 AND
                                           AND
                    0 21 1 AND
       1068 -1528
FC3+R
                                          AND
                                                  0 N1002 ----> C1007/IN1
                    0 21 1 AND
        912 -1528
                                         AND
R C3+R
                                                 157 N1001 ---->{m} C1006/OUT
                                      AND
        912 -1528
R C3+R
                    0 21 1 AND
                                                 0 N1001 ----> C1006/iN1
                                      AND
F C3+R
        807 -1528
                   0 21 1 AND
                                                 104 N1314 ---> C1319/OUT
FC3+R
        807 -1528
                   0 21 1 AND
                                          AND
                                                 0 N1314 ----> C1319/IN1
R C3+R
        755 -1528
                   80 16 1 AND
                                          AND
                                                  52 op_dsbl_before ---->
op dsbl before
                            R C3+R 755 -1528 80 16 1 PI
                                                                            0
op dsbl before
                 2 drain blk.reg n.lat 0/BASE REG/a R C3+R 2816 -1444
27 1 cl invvn
                05d cl_invvn05d -12 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
             60 238 14 cl_invvn 05d 1200 c1 ---> at 0/DELAY_ELEMENT/OUT R C3+R 2816 -1444
F C3- 160
drain_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                           0 27 1 AND
AND 0 DELAY ----> drain_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 F C3+R 2870 -1444
                           -54 a ----> drain_blk.reg_n.lat_0/a
0 21 1 AND
                      AND
                                                                     FC3+R
2870 -1444 0 21 1 PSEUDO_REG
                                       PSEUDO_REG 0 a ---->{a}
M#2.EXPRESSION#104EXPR0/OUT
                                       F C3+R 2870 -1444 0 21 1 AND
AND 0 N687 ----> M#2.EXPRESSION#104EXPR0/IN1
                                                        R C3+R 2713 -1444
0 21 1 AND
                   AND 157 NET667 ---->{b} M#2.OR_VECT#3/OUT
R C3+R 2713 -1444
                    0 21 1 AND
                                          AND 0 NET667 ---->
M#2.OR_VECT#3/IN9
                                F C3+R 2452 -1444 0 21 1 AND
      261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                           FC3+R 2452 -1444
0 21 1 AND
              AND
                           0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
                                    AND
                    0 37 2 AND
R C3+R
       2347 -1444
                                           AND
                                                  104 N1393 ---->{d} C1398/OUT
                   0 37 2 AND
                                                 0 N1393 ----> C1398/IN2
104 N927 ----> C1297/OUT
        2347 -1444
R C3+R
                                      AND
FC3+R 2243 -1444
                    0 53 3 AND
      AND 0 N927 ----> C1297/IN1
                                                     R C3+R 2191 -1444
21 1 AND
                   AND
                          52 N1292 ---->{e} C932/OUT
                                                                    R C3+R
2191 -1444
            0 21 1 AND
                                 AND 0 N1292 ----> C932/IN1
```

```
AND
                                                           104 NET994 ---->{f}
         2086 -1444
                            21 1 AND
FC3+R
M#2.EXPRESSION#92EXPR2/OUT
                                              FC3+R
                                                       2086 -1444
                                                                      0 21 1 AND
         0 NET994 ---> M#2.EXPRESSION#92EXPR2/IN2
                                                                      RC3+R
                                                                                1982 -1444
AND
                                   104 N1098 ---->{g} C1103/OUT
                                                                                       R
0 1190 5 AND
                            AND
                                                           0 N1098 ----> C1103/IN1
                      0 1190 5 AND
                                                   AND
C3+R
       1982 -1444
                                                           104 N1097 ---->{h} C1102/OUT
                                                   AND
                            21 1 AND
FC3+R
         1877 -1444
                                                            0 N1097 ----> C1102/IN14
                            21 1 AND
                                                   AND
         1877 -1444
                        O
FC3+R
                            21 1 AND
                                                           104 N1480 ----> C1485/OUT
                                                   AND
         1773 -1444
R C3+R
                        0
                                                            0 N1480 ---> C1485/IN1
R C3+R
         1773 -1444
                            21 1 AND
                                                   AND
                                                            52 N1479 ---->{i} C1484/OUT
         1720 -1444
                        0
                            37 2 AND
                                                   AND
FC3+R
                                                            0 N1479 ---> C1484/IN5
         1720 -1444
                        0
                            37 2 AND
                                                   AND
FC3+R
                                                           157 N1498 ----> C1503/OUT
         1564 -1444
                            37 2 AND
                                                   AND
RC3+R
                        0
         1564 -1444
                            37 2 AND
                                                   AND
                                                            0 N1498 ----> C1503/IN1
                        0
R'C3+R
                            21 1 AND
                                                   AND
                                                            52 N1497 ---->{j} C1502/OUT
         1512 -1444
FC3+R
                        0
                                                            0 N1497 ----> C1502/IN10
                                                   AND
         1512 -1444
                            21 1 AND
                        0
FC3+R
                                                   AND
                                                           209 N1502 ---> C1507/OUT
                            37 2 AND
         1303 -1444
                         0
RC3+R
                                                            0 N1502 ----> C1507/IN1
                                                   AND
                            37 2 AND
RC3+R
         1303 -1444
                         0
                                                           52 N1501 ---->{k} C1506/OUT
                            21 1 AND
                                                   AND
FC3+R
         1250 -1444
                        0
                                                            0 N1501 ---> C1506/IN2
                                                   AND
                            21 1 AND
         1250 -1444
                        0
FC3+R
                                                           209 N1002 ---->{I} C1007/OUT
                                                   AND
                            21 1 AND
RC3+R
         1041 -1444
                         0
                                                            0 N1002 ----> C1007/IN1
         1041 -1444
                                                   AND
                            21 1 AND
RC3+R
                        0
                                                           157 N1001 ---->{m} C1006/OUT
                                                   AND
          885 -1444
                        0
                            21 1 AND
FC3+R
                                                            0 N1001 ---> C1006/IN1
                                                   AND
          885 -1444
                        0
                            21 1 AND
FC3+R
                                                           104 N1314 ----> C1319/OUT
          780 -1444
                        0
                            21 1 AND
                                                   AND
RC3+R
                                                   AND
                                                            0 N1314 ---> C1319/IN1
          780 -1444
                        0
                            21 1 AND
RC3+R
                     52 op_dsbl_before ---->
                                            op_dsbl_before
                                                                               FC3+R
            AND
                                              0 op_dsbl_before
728 -1444
             80
                  16 1 PI
                           > cputime Used 1.04 cpu seconds or 00:00:01 wall time, used 0 bytes or 0 byte.
561.845093
                                                                     122 IN ports 73 OUT ports
> ps Design /HISVHDL/IDCDSUC has:
                                              1 instances 0 upcells
745 cells (465 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                0 buses
                                              2547 pins (465 inversions)
                                                                                2.64 pins per
966 nets (0 multiply-driven; 0 undriven)
                                                         19 max fanout
                                                                                  > ps Design
           1508 literals 21 levels
                                   10 max fanin
net
                                   1 instances 0 upcells
                                                         122 IN ports 73 OUT ports
/HISVHDL/IDCDSUC has:
648 cells (368 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                0 buses
869 nets (0 multiply-driven; 0 undriven)
                                              2353 pins (553 inversions)
                                                                                2.71 pins per
                                   10 max fanin
                                                         20 max fanout
                                                                                > decomp
            1411 literals 14 levels
net
-nand -ddi -dfi -no_xor Performing Circuit Decomposition for design IDCDSUC ... Performing NAND
decomposition ... ... Finished performing NAND decomposition NAND CPU time: 0.08 secs. NAND
memory usage: 0 bytes Performing DDI decomposition ... ... Finished performing DDI decomposition DDI
CPU time: 0.01 secs. DDI memory usage: 0 bytes Performing DFI decomposition ... ... Finished
performing DFI decomposition DFI CPU time: 0.06 secs. DFI memory usage: 0 bytes ...Finished
Performing Circuit Decomposition for design IDCDSUC Decomposition CPU time: 0.15 secs.
                                             > gf -area -t 10 Number of connections before gf:
Decomposition memory usage: 0 bytes
1508 Number of connections after gf: 1505 gf CPU time: 0.63 secs. gf memory usage: 0 bytes
> decomp -nand -ddi -dfi -no_xor Performing Circuit Decomposition for design IDCDSUC ... Performing
NAND decomposition ... ... Finished performing NAND decomposition NAND CPU time: 0.01 secs. NAND
memory usage: 0 bytes Performing DDI decomposition ... ... Finished performing DDI decomposition DDI
CPU time: 0.00 secs. DDI memory usage: 0 bytes Performing DFI decomposition ... ... Finished
performing DFI decomposition DFI CPU time: 0.00 secs. DFI memory usage: 0 bytes ....Finished
Performing Circuit Decomposition for design IDCDSUC Decomposition CPU time: 0.01 secs.
                                              > tgfs_redund -effort 100 -max_iteration 3
 Decomposition memory usage: 0 bytes
 > equiv -time -trace 10 Processing on 0:20 levels Bdd Equivalence routine found 0 redundancies and 24
                                                > tqfs redund -effort 100 -max_iteration 3
 equivalences Processing on 21:20 levels
```

```
> ps Design /HISVHDL/IDCDSUC has:
                                              1 instances 0 upcells
                                                                    122 IN ports 73 OUT ports
722 cells (442 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                                0 buses
943 nets (0 multiply-driven; 0 undriven)
                                              2498 pins (486 inversions)
                                                                               2.65 pins per
            1482 literals 19 levels
                                  10 max fanin
                                                         20 max fanout
                                                                                 > ps Design
/HISVHDL/IDCDSUC has:
                                  1 instances 0 upcells
                                                         122 IN ports 73 OUT ports
722 cells (442 AND; 0 XOR; 0 SEQ; 0 TRI; 280 LINKED; 0 UNLINKED; 0 DC)
                                                                               0 buses
943 nets (0 multiply-driven; 0 undriven)
                                             2498 pins (486 inversions)
                                                                               2.65 pins per
            1482 literals 19 levels
                                  10 max fanin
                                                         20 max fanout
                                                                                > tgfs_redund
-effort 100 -report_only [TGFS-800]: Out of a total of 2822 faults identified 0 redundancies: could not
decide on: 0.
                   > echo {=== Optimization process finished ===} === Optimization process finished
             > echo {Custom Synzilla Report} Custom Synzilla Report
                                                                       > ps -cell Design
/HISVHDL/IDCDSUC has:
                                  1 instances 0 upcells
                                                         122 IN ports 73 OUT ports
KED; 0 DC) 0 buses 943 nets (0 multiply-driven; 0 undriven)
                                                                    2498 pins (486 inversions)
2.65 pins per net
                       1482 literals 19 levels
                                             10 max fanin
                                                                    20 max fanout
Cell Information
                                  FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                                       0)
PSEUDO_REG
                (ncount 83 : area
                                                         cb_clk_32_1 (ncount 6: area
                       cb_mode block (ncount 1: area
480)
                                                         70)
cs invvn01c sl (ncount 10 : area
                                                         Total Area = 570 (Comb = 20:
                                 20)
Non-Comb = 550
                         > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
21:52:29 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                 EDA EinsTimer EndPoint
Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                     Max. Endpoints: 2 Cause of Slack
Abbreviation Comparison/Description
                                   -----
Continuation
                  SIkCont
                             Slack due to a point downstream on path Required Arrival Time
RAT
          (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT
( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
                                                                               ClkGSet
DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating
                      ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME
Hold
            ClkGHld
+ ADJUST ) Clock Tree Pulse Width
                                      CIKTPW
                                                 ( CLOCK LEADING EDGE + PULSE WIDTH <
CLOCK TRAILING EDGE ) Setup
                                                       ( DATA ARRIVAL TIME + SETUP <
                                             Setup
CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                              (DATA ARRIVAL TIME - HOLD
                                                     Hold
> CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
                                                          EndOfC
                                                                     ( DATA ARRIVAL TIME
+ CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                                                (CLOCK
                                                                     CIkPW
LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
                                                                                 ClkSep
(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST) Loop
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
Arrival Time Limiting
                       ATLimit
                                  Slack discontinuity due to failed test
LimitedAT/
                                          Delay/ Failed Test/ Test PinName
E Phase
          AT Slack Slew CL FO Cell
                                                  P Func T.Adj NetName
                    1 drain_blk.reg_n.lat_0/BASE_REG/a
                                                                F C3+R
                                                                         2796 -1476
                      05d cl_invvn05d 39 DELAY Setup drain_blk.reg_n.lat_0/BASE_REG/c1
27 1 cl invvn
F C3-
         160
                   60 238 14 cl_invvn
                                               05d
                                                        1200 c1 ---->
drain_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                               FC3+R
                                                        2796 -1476
                                                                       0 27 1 AND
         0 DELAY ----> drain_blk.reg_n.lat_0/DELAY_ELEMENT/IN1
                                                                      R C3+R
                                                                               2844 -1476
   21 1 AND
                                  -48 a ----> drain_blk.reg_n.lat_0/a
                          AND
                                                                                 R C3+R
2844 -1476
               0 21 1 PSEUDO REG
                                               PSEUDO_REG
                                                                0 a ---->\{a\}
M#2.EXPRESSION#104EXPR0/OUT
                                              RC3+R
                                                        2844 -1476
                                                                      0
                                                                          21 1 AND
AND
         0 N687 ---> M#2.EXPRESSION#104EXPR0/IN1
                                                                   FC3+R
                                                                            2688 -1476
                FC3+R
                        2688 -1476
                                        0 21 1 AND
                                                                  AND
                                                                           0 NET667 ---->
M#2.OR_VECT#3/IN9
                                      R C3+R
                                                2427 -1476
                                                               0 21 1 AND
        261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT
                                                                      R C3+R
                                                                               2427 -1476
   21 1 AND
                          AND
                                   0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
FC3+R
         2322 -1476
                        0 37 2 AND
                                                   AND
                                                           104 N1393 ---->{d} C1398/OUT
```

```
F C3+R 2322 -1476 0 37 2 AND AND 0 N1393 ----> C1398/IN2 R C3+R 2218 -1476 0 53 3 AND AND 104 N1292 ----> C1655/OU R C3+R 2218 -1476 0 53 3 AND AND 0 N1292 ----> C1655/IN1 F C3+R 2165 -1476 0 21 1 AND AND 52 N1650 ---->{e} C932/OU F C3+R 2165 -1476 0 21 1 AND AND 0 N1650 ----> C932/IN1 R C3+R 2061 -1476 0 21 1 AND AND 104 NET994 ---->{f} M#2.EXPRESSION#92EXPR2/OUT R C3+R 2061 -1476 0 21 1 AND AND 104 NET994 ---->{f}
                                                                                                                                                             104 N1292 ----> C1655/OUT
                                                                                                                                                              52 N1650 ---->{e} C932/OUT
                                                                                                                                                            F C3+R 1956 -1476
AND 0 NET994 ----> M#2.EXPRESSION#92EXPR2/IN2 F C3+R 1956 -1476 0 1190 5 AND AND 104 N1098 ----> {g} C1103/OUT F C3+R 1956 -1476 0 1190 5 AND AND 0 N1098 ----> C1103/IN1 R C3+R 1852 -1476 0 21 1 AND AND 104 N1097 ----> {h} C1102/OUT R C3+R 1747 -1476 0 21 1 AND AND 104 N1692 ----> C1697/OUT F C3+R 1747 -1476 0 21 1 AND AND 0 N1692 ----> C1697/OUT F C3+R 1747 -1476 0 21 1 AND AND 0 N1692 ----> C1697/IN1 R C3+R 1695 -1476 0 37 2 AND AND 52 N1479 ----> {i} C1484/OUT R C3+R 1539 -1476 0 37 2 AND AND 0 N1479 ----> C1726/OUT F C3+R 1539 -1476 0 37 2 AND AND 157 N1497 ----> C1726/OUT F C3+R 1539 -1476 0 37 2 AND AND 0 N1497 ----> C1726/OUT R C3+R 1486 -1476 0 21 1 AND AND 52 N1721 ----> {ij C1502/OUT R C3+R 1486 -1476 0 21 1 AND AND 0 N1721 ----> C1502/IN10 F C3+R 1277 -1476 0 37 2 AND AND 0 N1721 ----> C1502/IN10 F C3+R 1277 -1476 0 37 2 AND AND 0 N1723 ----> {k} C1506/OUT F C3+R 1277 -1476 0 37 2 AND AND 0 N1723 ----> {k} C1506/OUT R C3+R 1277 -1476 0 37 2 AND AND 0 N1723 ----> {k} C1506/OUT R C3+R 1277 -1476 0 37 2 AND AND 209 N1723 ----> {k} C1506/OUT R C3+R 1277 -1476 0 37 2 AND AND 209 N1723 ----> {k} C1506/OUT R C3+R 1277 -1476 0 37 2 AND AND 209 N1723 ----> {k} C1506/IN2 F C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/IN2 F C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/IN2 F C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} C1506/OUT R C3+R 1277 -1476 0 21 1 AND AND 209 N1002 ----> {l} AND 209 N1002 ----> {l} AND 209 N1002 ----> {l
                         0 NET994 ---> M#2.EXPRESSION#92EXPR2/IN2
                                                                                                                                                                                         AND 157 N1001
                                                                                      R C3+R 912 -1476 0 21 1 AND
 ---->{m} C1006/OUT
                                                                                                                                                     FC3+R 807 -1476 0 21 1
 AND 0 N1001 ----> C1006/IN1
                          AND 104 N1673 ----> C1678/OUT
                                                                                                                                                                                                      F C3+R ' 807
 AND
 -1476 0 21 1 AND AND 0 N1673 ----> C1678/IN1
R C3+R 755 -1476 80 16 1 AND AND 52 op_dsbl_before ----> op_dsbl_before R C3+R 755 -1476 80 16 1 PI
                                                                                                                                                                                                                                                0
  op_dsbl_before
  ----- 2 drain_blk.reg_n.lat_0/BASE_REG/a R C3+R 2764 -1392
 AND 0 DELAY ----> drain_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 F C3+R 2817 -1392
  0 21 1 AND AND -54 a ----> drain_blk.reg_n.lat_0/a
                                                                                                                                                                                                                    FC3+R
  0 N687 ----> M#2.EXPRESSION#104EXPR0/IN1 R C3+R 2661 -1392
   AND
                                                 AND 157 NET667 ---->{b} M#2.OR_VECT#3/OUT
  0 21 1 AND
  R C3+R 2661 -1392 0 21 1 AND AND 0 NET667 ---->
M#2.OR_VECT#3/IN9 F C3+R 2400 -1392 0 21 1 AND
                  261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT F C3+R 2400 -1392
 AND 261 N685 ---->{c} M#2.EXPRESSION#103EXPR0/OUT F C3+R 2400 -1
0 21 1 AND AND 0 N685 ----> M#2.EXPRESSION#103EXPR0/IN2
R C3+R 2295 -1392 0 37 2 AND AND 104 N1393 ---->{d} C1398/OUT
R C3+R 2295 -1392 0 37 2 AND AND 0 N1393 ----> C1398/IN2
F C3+R 2191 -1392 0 53 3 AND AND 104 N1292 ----> C1655/OUT
F C3+R 2191 -1392 0 53 3 AND AND 0 N1292 ----> C1655/IN1
R C3+R 2138 -1392 0 21 1 AND AND 52 N1650 ---->{e} C932/OUT
R C3+R 2138 -1392 0 21 1 AND AND 0 N1650 ----> C932/IN1
F C3+R 2034 -1392 0 21 1 AND AND 104 NET994 ---->{f}
M#2.EXPRESSION#92EXPR2/OUT F C3+R 2034 -1392 0 21 1 AND
AND 0 NET994 ---->{f}

M#2.EXPRESSION#92EXPR2/OUT F C3+R 2034 -1392 0 21 1 AND
AND 0 NET994 ----> M#2.EXPRESSION#92EXPR2/IN2
   AND 0 NET994 ----> M#2.EXPRESSION#92EXPR2/IN2 R C3+R 1929 -1392
```

```
R C3+R
                                                                                           1720
-1392
         0
             21 1 AND
                                      AND
                                              104 N1692 ---->
                                                               C1697/OUT
RC3+R
          1720 -1392
                          0
                              21 1 AND
                                                      AND
                                                                0 N1692 ---> C1697/IN1
FC3+R
          1668 -1392
                              37 2 AND
                          0
                                                      AND
                                                               52 N1479 ---->{i} C1484/OUT
FC3+R
          1668 -1392
                              37 2 AND
                                                      AND
                                                               0 N1479 ---> C1484/IN5
RC3+R
          1512 -1392
                          0
                              37 2 AND
                                                               157 N1497 ----> C1726/OUT
                                                      AND
RC3+R
          1512 -1392
                          0
                              37 2 AND
                                                      AND
                                                                0 N1497 ----> C1726/IN1
FC3+R
          1459 -1392
                              21 1 AND
                                                      AND
                                                               52 N1721 ---->{i} C1502/OUT
FC3+R
          1459 -1392
                          0
                              21 1 AND
                                                               0 N1721 ---> C1502/IN10
                                                      AND
          1250 -1392
RC3+R
                              37-2 AND
                          0
                                                               209 N1723 ---->{k} C1506/OUT
                                                      AND
RC3+R
          1250 -1392
                          0
                              37 2 AND
                                                      AND
                                                                0 N1723 ----> C1506/IN2
RC3+R
          1041 -1392
                          0
                              21 1 AND
                                                      AND
                                                               209 N1002 ---->{I} C1007/OUT
R C3+R
          1041 -1392
                          0
                              21 1 AND
                                                      AND
                                                                0 N1002 ---> C1007/IN1
FC3+R
          885 -1392
                         0
                             21 1 AND
                                                     AND
                                                              157 N1001 ---->{m} C1006/OUT
          885 -1392
FC3+R
                         0
                             21 1 AND
                                                     AND
                                                               0 N1001 ---> C1006/IN1
           780 -1392
RC3+R
                         0
                             21 1 AND
                                                      AND
                                                              104 N1673 ----> C1678/OUT
RC3+R
           780 -1392
                         0
                             21 1 AND
                                                      AND
                                                               0 N1673 ----> C1678/IN1
FC3+R
          728 -1392
                         80
                              16 1 AND
                                                      AND
                                                               52 op_dsbl_before ---->
op_dsbl_before
                                    FC3+R
                                               728 -1392
                                                                  16 1 PI
                                                                                               0
op_dsbl_before
                           > report_area    Design: /IDCDSUC - Area: 2731.154785, Area(Weight):
                    > cputime Used 11.00 cpu seconds or 00:00:11 wall time, used 0 bytes or 0 byte.
> echo {=== Techmap process ===} === Techmap process === Loading:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/tmap.tcl
                                                                       > echo {=== Technology .
mapping using wave 5 patterns 400 ===} === Technology mapping using wave 5 patterns 400 ===
> freeze_net_loads -set -limit [TIMER-6411]: Unasserted load on 369 inet(s). [TIMER-6412]: Asserted
                              > resize -trace 0 -local -mincut -inc -sequential -ana 100... Average
load on 369 inet(s).
Inverter area (used for gain scaling) = 7.5875 resize
                                                            Area: before 2731.15 after 2731.15
            Cell: before 722 after 722 (0.00 %)
                                                Time: 0.750000
                                                                           > decomp -ddi -dfi
-step2 -xor Performing Circuit Decomposition for design IDCDSUC ... Performing DDI decomposition ...
... Finished performing DDI decomposition DDI CPU time: 0.01 secs. DDI memory usage: 0 bytes
Performing DFI decomposition ... ... Finished performing DFI decomposition DFI CPU time: 0.00 secs.
DFI memory usage: 0 bytes Levelizing design ... ... Finished levelizing design Levelization CPU time:
0.03 secs. Levelization memory usage: 0 bytes Performing STEP 2 composition ... ... Finished
performing STEP 2 composition STEP 2 CPU time: 0.01 secs. STEP 2 memory usage: 0 bytes
...Finished Performing Circuit Decomposition for design IDCDSUC Decomposition CPU time: 0.05 secs.
Decomposition memory usage: 0 bytes
                                                > freeze_net_loads -reset [TIMER-6411]: Unasserted
load on 369 inet(s).
                              > resize -trace 0 -local -mincut -inc -sequential -ana 100... resize
Area: before 2731.15 after 2731.15 (0.00 %)
                                                Slack: before -1475.6755 after -1475.6755 (0.00 %)
Cell: before 722 after 722 (0.00 %)
                                    Time: 1.520000
                                                               > freeze_net_loads -set -limit
[TIMER-6412]: Asserted load on 369 inet(s).
                                                    > decomp -nand -ddi -dfi -step2 -step3 -no xor
-timer Performing Circuit Decomposition for design IDCDSUC ... Performing NAND decomposition ......
Finished performing NAND decomposition NAND CPU time: 0.03 secs. NAND memory usage: 0 bytes
Performing DDI decomposition ... ... Finished performing DDI decomposition DDI CPU time: 0.00 secs.
DDI memory usage: 0 bytes Performing DFI decomposition ... ... Finished performing DFI decomposition
DFI CPU time: 0.02 secs. DFI memory usage: 0 bytes Levelizing design ... ... Finished levelizing design
Levelization CPU time: 0.03 secs. Levelization memory usage: 0 bytes Performing STEP 2 composition
... ... Finished performing STEP 2 composition STEP 2 CPU time: 0.01 secs. STEP 2 memory usage: 0
bytes Performing STEP 3 decomposition ... ... Finished performing STEP 3 decomposition STEP 3 CPU
time: 0.82 secs. STEP 3 memory usage: 0 bytes ...Finished Performing Circuit Decomposition for design
IDCDSUC Decomposition CPU time: 0.91 secs. Decomposition memory usage: 0 bytes
```

104 N1098 ---->{g} C1103/OUT

C1102/IN14

FC3+R

1825 -1392

F C3+R 1825 -1392

0 21 1 AND

0 21

0 1190 5 AND

AND

1 AND

0 N1098 ----> C1103/IN1

104 N1097 ---->{h} C1102/OUT

AND

AND

0 N1097 ---->

```
> techmap -tlibrary SIZELESS -wave 5 -max_net_patterns 400...
load_update -suspend
Performing Technology Mapping for design IDCDSUC ... Levelizing design ... ... Finished levelizing
design Levelization CPU time: 0.03 secs. Levelization memory usage: 0 bytes
----- Global Pattern Stats ----- Minimum:
                                                                        Inputs: 1. Outputs:
                     Inputs; 4, Outputs: 1, Bidis: 0 Average: Inputs: 1.947787, Outputs:
1. Bidis: 0 Maximum:
1.000000, Bidis: 0.000000 Total Patterns: 881 Minimum Patterns/Net: 1 Maximum Patterns/Net: 6
                                                           cs_xbn2n01b_sl - 1
                  Design Utilization:
                                       cs nor2n02c_sl - 21
cs_oa21n03c_sl - 7
                                      cs_nnd4n03c_sl - 44
                                                            cs ao12n03c_sl - 12
                   cs ao22n03c sl - 25
cs xbo2n01b si - 1
cs_oa22n03c_sl - 1 Combinational area: 1393.00 Sequential area: 550.00 Matchless area: 0.00 Total
area: 1943.00 ...Finished Technology Mapping for design IDCDSUC Technology Mapping CPU time:
                                                           > load_update -resume
9.23 secs. Technology Mapping memory usage: 0 bytes.
                                 > echo {Custom Synzilla Report} Custom Synzilla Report
> load_update -invalidate
                                                                  122 IN ports 73 OUT ports
> ps -cell Design /HISVHDL/IDCDSUC has:
                                            1 instances 0 upcells
763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763 LINKED; 0 UNLINKED; 0 DC)
                                                                              984 nets (0
                                                                  0 buses
                                 2585 pins (0 inversions) 2.63 pins per net
                                                                              1528 literals
multiply-driven; 0 undriven)
                                 19 max fanout
                                                       Cell Information
           10 max fanin
22 levels
                                                       cb_clk_32_1
                                                                    (ncount
                                                                             6: area
                                0)
UDO REG (ncount 83: area
                                                       70)
                      cb mode_block (ncount
                                            1 : area
480)
                                                       cs_ao22n03c_sl (ncount 17 : area
cs_ao12n03c_sl (ncount
                       5: area
                                 20)
                                                       404)
                      cs invvn01c sl (ncount 202 : area
102)
                                                       cs_nnd3n02c_sl (ncount 26 : area
cs_nnd2n02c_sl (ncount 217 : area
                                 651)
                      cs nnd4n03c_sl (ncount
                                             8: area
104)
                                                       cs nor3n03c sl (ncount
                                                                              1: area
cs_nor2n02c_sl (ncount 12: area
                                 36)
                      cs_oa21n03c_sl (ncount
                                             2: area
                                                       10)
                                                       cs_xbn2n01b_sl (ncount
                                                                              1 : area
cs_oa22n03c_sl (ncount
                       1 : area
                                  6)
                                                                              Total Area =
                                             1 : area
                                                        8)
                      cs_xbo2n01b_sl (ncount
                                               > write_end_point_report -points 2
1943 (Comb = 1393 : Non-Comb = 550)
                                          for file /tmp/end_point_report..147522. [load_update]:
[ET-0018]:>Begin...New EndPoint Report-
Number of pin load calculations: 7350 since last stats [load_update]: Number of pin weight calculations: 0
                                                      Sun Apr 18 21:52:48 1999 Part :
since last stats [ET-0019]:<End.....New Endpoint Report.
                                             EDA EinsTimer EndPoint Report Release Level:
IDCDSUC Mode: Late Mode / Nominal
03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                                         Max. Slack:
                                          Max. Endpoints: 2 Cause of Slack
1.13427E+38 Sort Field: Slack
                                                    ------
Abbreviation Comparison/Description -----
                            Slack due to a point downstream on path Required Arrival Time
                  SIkCont
Continuation
          (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT
RAT
( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
                                                                             ClkGSet
DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating
                      ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME
           ClkGHld
Hold
                                               ( CLOCK LEADING EDGE + PULSE WIDTH <
                                     CIKTPW
+ ADJUST ) Clock Tree Pulse Width
                                                      ( DATA ARRIVAL TIME + SETUP <
                                            Setup
CLOCK TRAILING EDGE ) Setup
                                                             ( DATA ARRIVAL TIME - HOLD
CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                         EndOfC
                                                                    ( DATA ARRIVAL TIME
> CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
+ CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                                    CIkPW
                                                                               (CLOCK
LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
                                                                                ClkSep
( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
ALTest
                                 Slack discontinuity due to failed test
Arrival Time Limiting
                       ATLimit
                                          Delay/. Failed Test/
                                                            Test PinName
LimitedAT/
                                                 P Func T.Adj NetName
           AT Slack Slew CL FO Cell
E Phase
                                                       FC3+R
                                                                1483 -604
                                                                             71 1116 7
                    1 dcd succ_last
                                                                                  879
                       0 dcd succ_last_t1 RAT
 PO
```

```
0 ----> C2744/y
                      F C3+R 1483 -604 71 1116 7 cs invvn01c sl
F C3+R 1368 -604 83 1320 5 cs nnd2n02c st
cs_nnd2n02c_sl 68 N1098 ---->{b} C2734/y
                                     F C3+R 1368 -604
R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N1097 ---->{c}
                 R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
F C3+R 1251 -604
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ----> C2725/a R C3+R 1203 -604 118 293 2 cs_invvn01c_sl
cs_invvn01c_sl 47 N1479 ---->{d} C2721/y
                                     R C3+R 1203 -604 118
F C3+R 1137 -604 105 108 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 67 N1858 ---->{e}
C2550/v
                F C3+R 1137 -604 105 108 1 cs_ao22n03c_sl
R C3+R 1086 -604 118
R C3+R 1086 -604 118 61 1.cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 ---->
C2427/b F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 64 N1778 ----> C2334/y F C3+R 1021
                                    F C3+R 1021 -604
                                                  71
C3+R 974 -604 118 71 4 cs_invvn01c_sl cs_invvn01c_sl 47 N1119 ---->{q}
                  R C3+R 974 -604 118 71 4 cs_nnd2n02c sl
C2171/v
F C3+R 909 -604
                                                 71 . .
R C3+R 868 -604 80 19 1 cs_invvn01c_sl
                                  R C3+R 868
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
-604 80 19 1 PI 0 dcd_blk_dsucc
R C3+R 1474 -545 108 1116 7
0 ----> C2744/y
             R C3+R 1474 -545 108 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 59 N675 ---->{a} C2738/y
                                     FC3+R 1415 -545 83
R C3+R 1365 -545 118 1320 5 cs_nnd2n02c_sl
F C3+R 1304 -545 83
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1097 ---->
                 R C3+R 1255 -545 108 156 1 cs_nnd2n02c_sl
C2728/b
cs_nnd2n02c_sl 49 N1692 ----> C2725/y R
156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ----> C2725/a
                                    R C3+R 1255 -545 108
C3+R 1196 -545 83 293 2 cs_invvn01c_sl cs_invvn01c_sl 59 N1479 ---->{d} C2721/y F C3+R 1196 -545 83 293 2 cs_nnd2n02c_sl
R C3+R 1138 -545 170
C2550/a2
                 F C3+R 1044 -545 83 61 1 cs ao22n03c sl
cs_ao22n03c_sl 94 N1437 ---->{f} C2427/y
                                     F C3+R 1044 -545
                                                  83
R C3+R 995 -545 108 30 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 49 N1778 ---->
                  R C3+R 995 -545 108 30 1 cs_invvn01c_sl
C2334/v
```

```
FC3+R
                                                                     936
                                                                                 83
               0 N1778 ----> C2334/a
cs_invvn01c_sl
                                                                                      F
                        cs_invvn01c_sl 59 N1119 ---->{g} C2171/y
71 4 cs_invvn01c_sl
                                                  cs_nnd2n02c_sl
                                                                 0 N1119 ---->
                    83
                        71 4 cs nnd2n02c sl
        936 -545
C3+R
                                        887 -545 108 33 1 cs_nnd2n02c_sl
                              R C3+R
C2171/b
                                                                                   108
cs_nnd2n02c_sl 49 N1696 ----> C1937/v
                                                             R C3+R
                                                                       887 -545
                                        0 N1696 ----> C1937/a
                        cs_invvn01c_sl
33 1 cs invvn01c sl
                        19 1 cs_invvn01c_sl cs_invvn01c_sl 58 dcd_blk_dsucc ---->
C3+R
                    80
       829 -545
                                                          19 1 Pi
                                FC3+R
                                          829 -545 80
dcd_blk_dsucc
dcd_blk_dsucc
                           > cputime Used 18.55 cpu seconds or 00:00:18 wall time, used 458752 bytes
1255.610474
                                                                  > echo {Custom Synzilla
                       > techmap -tlibrary CC8S -seq -timer
or 448 kbytes.
                                      > ps -cell Design /HISVHDL/IDCDSUC has: 1 instances 0
Report  Custom Synzilla Report
                                           763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763
           122 IN ports 73 OUT ports
upcells
                                                                 2585 pins (0 inversions)
                     984 nets (0 multiply-driven; 0 undriven)
           0 buses
                                                                 19 max fanout
                     1528 literals 22 levels
                                           10 max fanin
2.63 pins per net
                                FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
Cell Information
               (ncount 83: area
                                   0)
                                                      cb_clk_32_1 (ncount 6: area
PSEUDO_REG
                     cb_mode_block (ncount 1: area
                                                      cs_ao22n03c_sl (ncount 17 : area
                       5 : area
                                20)
cs_ao12n03c_sl (ncount
                      cs_invvn01c_sl (ncount 202 : area
cs_nnd2n02c_sl (ncount 217: area 651)
                                                      cs_nnd3n02c_sl (ncount 26 : area
                                            8 : area
                      cs nnd4n03c sl (ncount
                                                      cs_nor3n03c_si (ncount
                                                                             1 : area
cs_nor2n02c_sl (ncount 12 : area
                                36)
                     cs_oa21n03c_sl (ncount
                                           2 : area
                                                      10)
                                                      cs xbn2n01b sl (ncount
                                                                            1 : area
cs_oa22n03c_sl (ncount
                      1 : area
                                                                            Total Area =
                                                      8)
                      cs xbo2n01b_sl (ncount
                                             1: area
                                              > write_end_point_report -points 2
1943 (Comb = 1393 : Non-Comb = 550)
                                         for file /tmp/end_point_report..147522.
[ET-0018]:>Begin...New EndPoint Report
                                        Sun Apr 18 21:52:49 1999 Part : IDCDSUC Mode : Late
[ET-0019]:<End.....New Endpoint Report.
                         EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Mode / Nominal
                                                   Max. Slack: 1.13427E+38 Sort Field: Slack
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                        Abbreviation Comparison/Description ------
Max. Endpoints: 2 Cause of Slack
                                                         Slack due to a point downstream on
                                               SlkCont
----- Slack Continuation
                                      ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                             RAT
                              ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                            ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                  ClkGSet
                                                          ( DATA ARRIVAL TIME - CLOCK
                                                ClkGHld<sup>*</sup>
ARRIVAL TIME + ADJUST ) Clock Gating Hold
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                         CIKTPW
                                                                                    (
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                  Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                  Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockPulseWidth
                       ClkPW
                                                  ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                        ClkSep
                                                                   ALTest
                                                                              (DATA
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
           Slack discontinuity due to failed test
                                           Num/
ATLimit
                                         Delay/ Failed Test/ Test PinName
LimitedAT/
                                             P Func T.Adj NetName
          AT Slack Slew CL FO Cell
E Phase
              ______
                                                     F C3+R 1483 -604
                                                                            71 1116 7
                    1 dcd_succ_last
                       0 dcd_succ_last_t1 RAT
                                                                                879
 PO
                                              1483 -604 71 1116 7 cs_invvn01c_sl
                                      FC3+R
 0 ---> C2744/y
```

```
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                               R C3+R 1435
-604 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1435 -604 118 384 4 cs_nnd2n02c_sl cs_nnd2n02c sl 0 N675 ---->
C2738/b
                    F C3+R 1368 -604
                                    83 1320 5 cs_nnd2n02c_sl
cs nnd2n02c_si 68 N1098 ---->{b} C2734/y
                                          F C3+R 1368 -604 83
R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N1097 ---->{c}
                   R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
F C3+R 1251 -604
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---->
                     R C3+R 1203 -604 118 293 2 cs_invvn01c_sl
cs:\text{invvn01c_sl} 47 \text{ N1479 ---->{d} C2721/y}
                                          R C3+R 1203 -604 118
R C3+R 1086 -604 118
R C3+R 1086 -604 118 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 ---->
C2427/b F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 64 N1778 ----> C2334/y F C3+R 1021 -30 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1778 ----> C2334/a
                                          F C3+R 1021 -604
                                                         71
                                                          R
C3+R 974 -604 118 71 4 cs_invvn01c_sl cs_invvn01c_sl 47 N1119 ---->{g}
                  R C3+R 974 -604 118 71 4 cs_nnd2n02c sl
C2171/v
FC3+R 909 -604
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
                                         R C3+R 868
-604 80 19 1 PI 0 dcd_blk_dsucc
             ∠ ucu_succ_last R C3+R 1474 -545 108 1116 7 0 dcd_succ_last_t1 RAT
----- 2 dcd_succ_last
                        R C3+R 1474 -545 108 1116 7 cs_invvn01c_sl
0 ----> C2744/y
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                               F C3+R 1415
-545 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
F C3+R 1415 -545 83 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ----> C2738/b R C3+R 1365 -545 118 1320 5 cs_nnd2n02c_sl
cs_nnd2n02c_sl 50 N1098 ---->{b} C2734/y
                                          R C3+R 1365 -545 118
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 61 N1097 ---->{c}
C2728/y
                  F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl
cs nnd2n02c sl 0 N1097 ----> C2728/b
                                         R C3+R 1255 -545 108
R C3+R 1255 -545 108 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---->
                    F C3+R 1196 -545 83 293 2 cs_invvn01c_sl
C2725/a
cs_invvn01c_sl 59 N1479 ---->{d} C2721/y
                                         FC3+R 1196 -545
R C3+R 1138 -545 170 108 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 59 N1858 ---->{e}
                   R C3+R 1138 -545 170 108 1 cs_ao22n03c_sl
.
                                          FC3+R 1044 -545
                                                         83
FC3+R 1044 -545 83 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 --->
           R C3+R 995 -545 108 30 1 cs_nnd2n02c_sl
cs_nnd2n02c_sl 49 N1778 ----> C2334/y
                                         R C3+R 995 -545 108
```

```
30 1 cs invvn01c sl
                         cs invvn01c sl 0 N1778 ----> C2334/a
        936 -545
                    83
                         71 4 cs invvn01c sl
                                                   cs invvn01c sl 59 N1119 ---->{g} C2171/y
C3+R
                          71 4 cs_nnd2n02c_sl
                                                      cs_nnd2n02c_sl
                                                                       0 N1119 ---->
          936 -545
                      83
FC3+R
                                                      108
                                                            33 1 cs_nnd2n02c_sl
                                R C3+R
                                          887 -545
C2171/b
                                                                R C3+R
                                                                          887
                                                                               -545
                                                                                      108
cs nnd2n02c sl 49 N1696 ---> C1937/y
                         33 1 cs invvn01c sl
                                                 cs_invvn01c_sl 58 dcd_blk_dsucc ---->
        829 -545
                    80
                         19 1 cs_invvn01c_sl
C3+R
                                                       80 19 1 PI
                                  FC3+R
                                            829 -545
dcd_blk_dsucc
dcd_blk_dsucc
                            > report area Design: /IDCDSUC - Area: 5081.386230, Area(Weight):
                       > cputime Used 0.99 cpu seconds or 00:00:01 wall time, used 131072 bytes
1255.610474
                        > freeze net loads -reset [TIMER-6411]: Unasserted load on 369 inet(s).
or 128 kbytes.
> resize -trace 0 -local -mincut -inc -sequential -ana 100... resize
                                                                    Area: before 5081.39 after
                      Slack: before -603.6691 after -603.6691 (0.00 %) Cell: before 763 after 763
5081.39 (0.00 %)
           Time: 1.750000
                                      > freeze_net_loads -set -limit [TIMER-6412]: Asserted load
(0.00\%)
                          > echo {Custom Synzilla Report} Custom Synzilla Report
on 369 inet(s).
ps -cell Design /HISVHDL/IDCDSUC has:
                                            1 instances 0 upcells
                                                                    122 IN ports 73 OUT ports
763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763 LINKED; 0 UNLINKED; 0 DC)
                                                                    0 buses
                                                                               984 nets (0
                                  2585 pins (0 inversions) 2.63 pins per net
                                                                               1528 literals
multiply-driven; 0 undriven)
                                                        Cell Information
                                  19 max fanout
22 levels
           10 max fanin
                                                                    PSEUDO_REG
                                                                                    (ncount
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                    0)
                                  cb_clk_32_1 (ncount
                                                                  480)
                                                        6 : area
83 : area
           0)
                                                        cs ao12n03c_sl (ncount 5: area
                                  70)
cb mode_block (ncount 1: area
                      cs_ao22n03c_sl (ncount 17: area
                                                        102)
20)
                                                        cs nnd2n02c sl (ncount 217: area
cs invvn01c sl (ncount 202 : area
                                 404)
                      cs_nnd3n02c_sl (ncount 26 : area
                                                        104)
                                                        cs nor2n02c_sl (ncount 12 : area
cs_nnd4n03c_sl (ncount
                       8 : area
                                  40)
                      cs_nor3n03c_sl (ncount
                                              1: area
                                                         cs_oa22n03c_sl (ncount
                        2 : area
                                                                                1 : area
cs_oa21n03c_sl (ncount
                                  10)
                      cs_xbn2n01b_sl (ncount
                                              1: area
                                                         8)
                                                         Total Area = 1943 (Comb = 1393:
cs xbo2n01b_sl (ncount 1 : area
                                  8)
                              > write end point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550
             for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:52:56 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                           EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                        Max. Slack: 1.13427E+38 Sort Field: Slack
-1.13427E+38
                                     Abbreviation Comparison/Description -----
Endpoints: 2 Cause of Slack
                                                 SlkCont
                                                            Slack due to a point downstream on
                          Slack Continuation
                                        ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
                              RAT
path Required Arrival Time
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                             ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                  ClkGSet
                                                             ( DATA ARRIVAL TIME - CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                  ClkGHld
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                            CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                     Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                      Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIkPW
ClockPulseWidth
                                                    ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                          ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                      ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
                                             Num/
           Slack discontinuity due to failed test
ATLimit
                                           Delay/ Failed Test/ Test PinName
LimitedAT/
           AT Slack Slew CL FO Cell
                                                  P Func T.Adj NetName
E Phase
```

```
----- 1 dcd_succ_last
                                     FC3+R 1483 -604 71 1116 7
                0 dcd_succ_last_t1 RAT
                                                          879
0 ----> C2744/y
                         F C3+R 1483 -604 71 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                  R C3+R 1435
-604 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1435 -604 118 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                    F C3+R 1368 -604 83 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_sl 68 N1098 ---->{b} C2734/y
                                             FC3+R 1368 -604
                                                             83
C2728/y
                     R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
cs_nnd2n02c_sl 0 N1097 ----> C2728/b
                                            F C3+R 1251 -604
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---->
                     R C3+R 1203 -604 118 293 2 cs invvn01c sl
C2725/a
cs invvn01c sl 47 N1479 ---->{d} C2721/v
                                             R C3+R 1203 -604
F C3+R 1137 -604 105 108 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 67 N1858 ---->{e}
                   F C3+R 1137 -604 105 108 1 cs_ao22n03c_sl
C2550/v
R C3+R 1086 -604 118
R C3+R 1086 -604 118 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 ---->
                      F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl
C2427/b
cs_nnd2n02c_sl 64 N1778 ----> C2334/y
                                            F C3+R 1021 -604
                                                             71
R
C3+R 974 -604 118 71 4 cs_invvn01c_sl cs_invvn01c_sl 47 N1119 ---->{g}
                     R C3+R 974 -604 118 71 4 cs nnd2n02c sl
cs nnd2n02c sl 0 N1119 ---> C2171/b
                                            F C3+R
                                                   909 -604
                                                            71
F C3+R 909 -604 71 33 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1696 ----> C1937/a R C3+R 868 -604 80 19 1 cs_invvn01c_sl
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
                                                   R C3+R
-604 80 19 1 PI 0 dcd_blk_dsucc
----- 2 dcd_succ_last
                               R C3+R 1474 -545 108 1116 7
            0 dcd_succ_last_t1 RAT
0 ----> C2744/y R C3+R cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                          R C3+R 1474 -545 108 1116 7 cs_invvn01c_sl
                                                  F C3+R 1415
-545 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
F C3+R 1415 -545 83 384 4 cs_nnd2n02c sl cs_nnd2n02c sl 0 N675 ---->
C2738/b
                     R C3+R 1365 -545 118 1320 5 cs_nnd2n02c_sl
cs_nnd2n02c_sl 50 N1098 ---->{b} C2734/y
                                             R C3+R 1365 -545 118
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 61 N1097 ---->{c}
C2728/y
                     F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl
cs nnd2n02c sl 0 N1097 ----> C2728/b
                                            R C3+R 1255 -545 108
R C3+R 1255 -545 108 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---> C2725/a F C3+R 1196 -545 83 293 2 cs_invvn01c_sl
cs_invvn01c_sl 59 N1479 ---->{d} C2721/y
                                •
                                            FC3+R 1196 -545
                                                             83
R C3+R 1138 -545 170 108 1 cs_nnd2n02c sl cs_nnd2n02c_sl 59 N1858 ---->{e}
C2550/y
                    R C3+R 1138 -545 170 108 1 cs_ao22n03c_sl
cs ao22n03c sl 0 N1858 ----> C2550/a2
                                            F C3+R 1044 -545
```

```
cs ao22n03c_sl 94 N1437 ---->{f} C2427/v
61 1 cs ao22n03c_sl
                      83 61 1 cs_nnd2n02c_sl
                                                      cs_nnd2n02c_sl
                                                                       0 N1437 ---->
         1044 -545
FC3+R
                                                     108
                                                          30 1 cs_nnd2n02c_sl
                               R C3+R
                                         995 -545
C2427/b
cs nnd2n02c_sl 49 N1778 ---> C2334/y
                                                               R C3+R
                                                                         995 -545
                                                                                     108
                                         0 N1778 ---> C2334/a
30 1 cs_invvn01c_sl
                         cs_invvn01c_sl
                                                  cs_invvn01c_sl 59 N1119 ---->{g} C2171/y
                    83
                         71 4 cs_invvn01c_sl
C3+R
        936 -545
                                                     71 4 cs_nnd2n02c_sl
FC3+R
         936 -545
                      83
                                                     108 33 1 cs_nnd2n02c_sl
                                         887 -545
C2171/b
                               R C3+R
                                                                                     108
cs nnd2n02c_sl 49 N1696 ----> C1937/v
                                                               R C3+R
                                                                         887 -545
                                         0 N1696 ----> C1937/a
33 1 cs_invvn01c_sl
                         cs invvn01c_sl
                    80
                         19 1 cs_invvn01c_sl
                                                  cs invvn01c sl 58 dcd_blk_dsucc ---->
        829 -545
C3+R
                                                                                       0
                                 FC3+R
                                           829
                                                -545
                                                       80 19 1 PI
dcd_blk_dsucc
dcd_blk_dsucc
                             > report_area    Design: /IDCDSUC - Area: 5081.386230, Area(Weight):
                        > cputime Used 5.71 cpu seconds or 00:00:06 wall time, used 0 bytes or 0
1255.610474
                > echo {Custom Synzilla Report} Custom Synzilla Report
                                                                             > ps -cell
byte.
                                                        122 IN ports 73 OUT ports
Design /HISVHDL/IDCDSUC has:
                                 1 instances 0 upcells
763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763 LINKED; 0 UNLINKED; 0 DC)
                                                                              984 nets (0
                                                                  0 buses
                                                                              1528 literals
                                 2585 pins (0 inversions) 2.63 pins per net
multiply-driven; 0 undriven)
                                                        Cell Information
                                 19 max fanout
22 levels
           10 max fanin
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                   PSEUDO_REG
                                                                                   (ncount
                                                    0)
                                 cb_clk_32_1 (ncount
                                                       6: area
                                                                480)
83 : area
           0)
                                                        cs_ao12n03c_sl (ncount 5: area
cb mode_block (ncount 1: area
                                 70)
                      cs ao22n03c_sl (ncount 17 : area
                                                       102)
                                                        cs_nnd2n02c_sl (ncount 217 : area
cs_invvn01c_sl (ncount 202 : area
                                404)
                      cs_nnd3n02c_sl (ncount
                                             26: area
                                                        104)
                                                        cs_nor2n02c_sl (ncount 12: area
cs_nnd4n03c_sl (ncount
                       8: area 40)
                      cs_nor3n03c_sl (ncount
                                             1 : area
                                                        cs_oa22n03c_sl (ncount
cs_oa21n03c_sl (ncount
                       2 : area
                                 10)
                      cs_xbn2n01b_sl (ncount
                                              1: area
                                                        8)
                                                        Total Area = 1943 (Comb = 1393:
cs_xbo2n01b_sl (ncount 1 : area
                                  8)
                            > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550
             for file /tmp/end point report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:52:57 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                          EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                       Max. Slack: 1.13427E+38 Sort Field: Slack
-1.13427E+38
                                    Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
----- Slack Continuation
                                                           Slack due to a point downstream on
                                                SlkCont
                                       ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                             RAT
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                             ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                  ClkGSet
                                                 CIkGHId
                                                            ( DATA ARRIVAL TIME - CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                           CIKTPW
                                                                                     . (
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                    Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                    Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                  ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockPulseWidth
                       ClkPW
                                                   ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                         ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                     ALTest
                                                                                (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
                                             Num/
          Slack discontinuity due to failed test
ATLimit
                                                             Test PinName
                                          Delay/ Failed Test/
LimitedAT/
                                                  P Func T.Adj NetName
E Phase
          AT Slack Slew CL FO Cell
```

```
----- 1 dcd_succ_last
                                     FC3+R 1483 -604 71 1116 7
PO
             0 dcd_succ_last_t1 RAT
                                                        879
0 ----> C2744/v
                       F C3+R 1483 -604 71 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                R C3+R 1435
-604 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1435 -604 118 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                    F C3+R 1368 -604 83 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_sl 68 N1098 ---->{b} C2734/y
                                           FC3+R 1368 -604
C2728/y
                   R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
F C3+R 1251 -604
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---->
                    R C3+R 1203 -604 118 293 2 cs_invvn01c_sl
C2725/a
cs_invvn01c_sl 47 N1479 ---->{d} C2721/y
                                          R C3+R 1203 -604
C2550/v
               F C3+R 1137 -604 105 108 1 cs_ao22n03c_sl
R C3+R 1086 -604 118
R C3+R 1086 -604 118 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 --->
C2427/b F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 64 N1778 ---> C2334/y F C3+R 1021 -604
                                          F C3+R 1021 -604
                                                          71
C3+R 974 -604 118 71 4 cs_invvn01c_sl cs_invvn01c_sl 47 N1119 ---->{g}
                    R C3+R 974 -604 118 71 4 cs_nnd2n02c_sl
F C3+R 909 -604 71
F C3+R 909 -604 71 33 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1696 ---->
C1937/a R C3+R 868 -604 80 19 1 cs_invvn01c_sl
cs_invvn01c_sl 41 dcd_bjk_dsucc ---> dcd_blk_dsucc
                                                R C3+R 868
-604 80 19 1 PI 0 dcd_blk_dsucc
----- 2 dcd_succ_last
                                R C3+R 1474 -545 108 1116 7
PO 0 dcd_succ_last_t1 RAT 0 ----> C2744/y R C3+R 1474 cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                     R C3+R 1474 -545 108 1116 7 cs_invvn01c sl
                                                F C3+R 1415
-545 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
F C3+R 1415 -545 83 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                  R C3+R 1365 -545 118 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_si 50 N1098 ---->{b} C2734/y R C3
1320 5 cs_nnd2n02c_si cs_nnd2n02c_si 0 N1098 ----> C2734/a
                                           R C3+R 1365 -545 118
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 61 N1097 ---->{c}
                    F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl
R C3+R 1255 -545 108
F C3+R 1196 -545 83 293 2 cs_invvn01c_sl
cs_invvn01c_sl 59 N1479 ---->{d} C2721/y
                                         FC3+R 1196 -545
                                                          83
R C3+R 1138 -545 170 108 1 cs_ao22n03c_sl
C2550/v
F C3+R 1044 -545
```

```
cs_ao22n03c_sl 94 N1437 ---->{f} C2427/v
61 1 cs ao22n03c_sl
                                                     cs_nnd2n02c_sl
                                                                      0 N1437 ---->
                         61 1 cs_nnd2n02c_sl
F C3+R
        1044 -545
                      83
                                         995 -545
                                                     R C3+R
C2427/b
                                                                                    108
                                                              R C3+R
                                                                        995 -545
cs nnd2n02c_sl 49 N1778 ----> C2334/v
                         cs invvn01c_sl
                                         0 N1778 ----> C2334/a
30 1 cs invvn01c sl
                                                 cs_invvn01c_sl 59 N1119 ---->{g} C2171/y
                        71 4 cs_invvn01c_sl
        936 -545
                    83
C3+R
                                                    FC3+R
         936 -545
                      83
                         71 4 cs_nnd2n02c_sl
                                                          33 1 cs_nnd2n02c_sl
                               R C3+R
                                         887 -545
                                                    108
C2171/b
cs_nnd2n02c_sl 49 N1696 ----> C1937/y
                                                              R C3+R
                                                                        887 -545
                                                                                    108
                                         0 N1696 ----> C1937/a
                         cs invvn01c_sl
33 1 cs_invvn01c_sl
                                                 cs_invvn01c_sl 58 dcd_blk_dsucc ---->
                        19 1 cs_invvn01c_sl
        829 -545
                    80
C3+R
                                           829 -545
                                                       80 19 1 PI
                                 FC3+R
dcd_blk_dsucc
ded blk dsuce
                           > report area Design: /IDCDSUC - Area: 5081.386230, Area(Weight):
                       > cputime Used 1.20 cpu seconds or 00:00:01 wall time, used 0 bytes or 0
1255.610474
               > echo {Custom Synzilla Report} Custom Synzilla Report
                                                                          > ps -cell Design
                                1 instances 0 upcells
                                                       122 IN ports 73 OUT ports
/HISVHDL/IDCDSUC has:
763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763 LINKED; 0 UNLINKED; 0 DC) 0 buses
                                                                             984 nets (0
                                 2585 pins (0 inversions) 2.63 pins per net
                                                                             1528 literals
multiply-driven; 0 undriven)
                                 19 max fanout
                                                       Cell Information
22 levels
           10 max fanin
                                                                                  (ncount
                                                                  PSEUDO_REG
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                   0)
                                 cb_clk_32_1 (ncount
                                                       6: area
                                                                480)
83 : area
           0)
                                                       cs_ao12n03c_sl (ncount
                                 70)
cb mode block (ncount 1: area
                      cs_ao22n03c_sl (ncount 17: area
20)
                                                       cs nnd2n02c_sl (ncount 217 : area
cs_invvn01c_sl (ncount 202 : area
                                 404)
                                                       104)
                      cs nnd3n02c sl (ncount 26 : area
                                                       cs nor2n02c sl (ncount 12 : area
                       8 : area
                                 40)
cs_nnd4n03c_sl (ncount
                                                       4)
                      cs nor3n03c_sl (ncount
                                             1 : area
                                                       cs_oa22n03c_sl (ncount
                                                                              1 : area
cs_oa21n03c_sl (ncount
                       2 : area
                                 10)
                      cs xbn2n01b sl (ncount
                                             1 : area
                                                        8)
                                                       Total Area = 1943 (Comb = 1393:
cs_xbo2n01b_sl (ncount 1: area
                                  8)
                           > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550
             for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:52:58 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                         EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                       Max. Slack: 1.13427E+38 Sort Field: Slack
-1.13427E+38
                                    Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
                                                          Slack due to a point downstream on
                                                SlkCont
-----
                         Slack Continuation
                                       ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
                             RAT
path Required Arrival Time
                              ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                             ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                  ClkGSet
                                                           ( DATA ARRIVAL TIME - CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                ClkGHld
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                          CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                   Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                    Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                  ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                       CIkPW
ClockPulseWidth
                                                   ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                         ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST.) Loop
                                                                     ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
ATLimit
          Slack discontinuity due to failed test
                                            Num/
                                          Delay/ Failed Test/ Test PinName
LimitedAT/
                                                 P Func T.Adj NetName
          AT Slack Slew CL FO Cell
E Phase
```

```
----- 1 dcd_succ_last
                                     FC3+R 1483 -604 71 1116 7
                0 dcd_succ_last_t1 RAT
                                                         879
0 ----> C2744/v
                        F C3+R 1483 -604 71 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                 R C3+R 1435
-604 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1435 -604 118 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                     F C3+R 1368 -604 83 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_sl 68 N1098 ---->{b} C2734/y
                                            F C3+R 1368 -604
                                                            83
C2728/v
            R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
FC3+R 1251 -604 71
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---> C2725/a R C3+R 1203 -604 118 293 2 cs_invvn01c_sl
cs_invvn01c_sl 47 N1479 ---->{d} C2721/y
                                           R C3+R 1203 -604 118
F C3+R 1137 -604 105 108 1 cs_ao22n03c_sl
C2550/v
R C3+R 1086 -604 118
R C3+R 1086 -604 118 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 ---> C2427/b F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl
cs_nnd2n02c_sl 64 N1778 ----> C2334/y F
30 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1778 ----> C2334/a
                                           FC3+R 1021 -604
C3+R 974 -604 118 71 4 cs_invvn01c_sl cs_invvn01c_sl 47 N1119 ---->{g}
                    R C3+R 974 -604 118 71 4 cs_nnd2n02c_sl
cs nnd2n02c sl 0 N1119 ----> C2171/b
                                           F C3+R 909 -604 71
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
                                                 R C3+R
-604 80 19 1 PI 0 dcd_blk_dsucc
----- 2 dcd_succ_last
                                R C3+R 1474 -545 108 1116 7
            0 dcd_succ_last_t1 RAT
0 ----> C2744/y R C3+H cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                    R C3+R 1474 -545 108 1116 7 cs_invvn01c_sl
                                                 F C3+R 1415
-545 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
F C3+R 1415 -545 83 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                  R C3+R 1365 \ -545 118 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_sl 50 N1098 ---->{b} C2734/y
                                            R C3+R 1365 -545 118
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 61 N1097 ---->{c}
                    F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl
R C3+R 1255 -545 108
R C3+R 1255 -545 108 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ---> C2725/a F C3+R 1196 -545 83 293 2 cs_invvn01c_sl
cs_invvn01c_sl 59 N1479 ---->{d} C2721/y
                                .
                                           FC3+R 1196 -545
                                                           83
R C3+R 1138 -545 170 108 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 59 N1858 ---->{e}
                   R C3+R 1138 -545 170 108 1 cs_ao22n03c_sl
C2550/y
F C3+R 1044 -545
```

```
cs_ao22n03c_sl 94 N1437 ---->{f} C2427/v
61 1 cs ao22n03c_sl
                                                                       0 N1437 ---->
                                                     cs_nnd2n02c_sl
F C3+R
        1044 -545
                      83
                           61 1 cs_nnd2n02c_sl
                                         995 -545
                                                     R C3+R
C2427/b
                                                                         995 -545
                                                                                     108
                                                               R C3+R
cs nnd2n02c_sl 49 N1778 ---> C2334/y
                         cs_invvn01c_sl
                                         0 N1778 ----> C2334/a
30 1 cs_invvn01c_sl
                                                  cs_invvn01c_sl 59 N1119 ---->{g} C2171/y
        936 -545
                    83
                         71 4 cs_invvn01c_sl
C3+R
                                                     83
                          71 4 cs nnd2n02c_sl
FC3+R
         936 -545
                                                         33 1 cs_nnd2n02c_sl
                               R C3+R
                                         887 -545
                                                     108
C2171/b
cs_nnd2n02c_sl 49 N1696 ----> C1937/y
                                                               R C3+R
                                                                         887
                                                                              -545
                                                                                     108
                                         0 N1696 ----> C1937/a
33 1 cs_invvn01c_sl
                         cs_invvn01c_sl
                                                  cs_invvn01c_sl 58 dcd_blk_dsucc ---->
                         19 1 cs_invvn01c_sl
                    80
        829 -545
                                                                                        0
                                               -545
                                                        80 19 1 PI
                                 FC3+R
                                           829
dcd_blk_dsucc
dcd blk_dsucc
                          > cputime Used 0.93 cpu seconds or 00:00:01 wall time, used 0 bytes or 0
1255.610474
            > echo {=== Technology mapping process finished ===} === Technology mapping process
byte.
                                                                                   Count
                  > load update -invalidate Good names for IDCDSUC
finished ===
                                                                   447 For all nets
                   New For all nets
                                             984
                                                     537
User Transform
                                                                         0.00%
                                                                                 29.35%
                0.00%
                         45.43% For I/O port nets
                                                        184
                                                               70.65%
      54.57%
                                                                             Count
                               100.00%
                                           0.00%
                                                    0.00%
                          166
For register output nets
                                                                    493 For all boxes
User Transform
                                              763
                                                      270
                   New For all boxes
                                                               100.00%
                                                                          0.00%
                                                                                   0.00%
                         64.61% For register boxes
                                                          83
      35.39%
                0.00%
763
                                                                  > echo {Custom Synzilla
                                         0.00%
                                                  64.61%
For linked boxes
                        763
                              35.39%
                                     > ps -cell Design /HISVHDL/IDCDSUC has:
                                                                              1 instances 0
Report  Custom Synzilla Report
                                             763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763
           122 IN ports 73 OUT ports
                                             984 nets (0 multiply-driven; 0 undriven)
                                 0 buses
LINKED: 0 UNLINKED: 0 DC)
                                             1528 literals 22 levels
                                                                   10 max fanin
2585 pins (0 inversions) 2.63 pins per net
                                                        FUNC STRAIGHT_WIRE_DESIGN
                      Cell Information
19 max fanout
                                                            (ncount 83 : area
                                             PSEUDO_REG
(ncount 180: area
                    0)
                                                        cb_mode_block (ncount
                                                                                1: area
cb_clk_32_1 (ncount
                      6 : area
                               480)
                      cs_ao12n03c_sl (ncount
                                              5: area
70)
                                                        cs_invvn01c_sl (ncount 202 : area
                                 102)
cs_ao22n03c_sl (ncount 17 : area
                      cs_nnd2n02c_sl (ncount 217 : area
                                                        651)
404)
                                                        cs_nnd4n03c_sl (ncount
                                                                               8: area
cs_nnd3n02c_sl (ncount 26 : area
                                 104)
                      cs_nor2n02c_sl (ncount 12 : area
                                                        36)
40)
                                                        cs_oa21n03c_sl (ncount
                                                                               2: area
                       1 : area
cs_nor3n03c_sl (ncount
                                  4)
                                                        6)
                      cs_oa22n03c_sl (ncount 1: area
                                                        cs_xbo2n01b_sl (ncount
                                                                               1 : area
                       1 : area
cs_xbn2n01b_sl (ncount
                                  8)
                      Total Area = 1943 (Comb = 1393 : Non-Comb = 550)
write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
                                                                       for file
/tmp/end_point_report..147522. [load_update]: Number of pin load calculations: 7541 since last stats
[load_update]: Number of pin weight calculations: 0 since last stats [ET-0019]:<End.....New Endpoint
             Sun Apr 18 21:52:59 1999 Part : IDCDSUC Mode : Late Mode / Nominal
EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min.
                             Max. Slack: 1.13427E+38 Sort Field: Slack
Slack: -1.13427E+38
                                    Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
                                                           Slack due to a point downstream on
                                                 SIkCont
-------
                         Slack Continuation
                                        ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
                              RAT
path Required Arrival Time
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                             ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                   ClkGSet
Gating Setup
                                                            ( DATA ARRIVAL TIME - CLOCK
 ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                 ClkGHld
 GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                           CIKTPW
 CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                    Setup
 ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                     Hold
```

```
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
       (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST)
ClockPulseWidth
                ClkPW
                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE ) ClockSeparation
                             ClkSep ( CLOCK1 ARRIVAL TIME + CLOCK
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
       Slack discontinuity due to failed test Num/
LimitedAT/
                             Delay/ Failed Test/ Test PinName
E Phase AT Slack Slew CL FO Cell
                                   P Func T.Adj NetName
----- 1 dcd_succ_last
                                     FC3+R 1483 -604 71 1116 7
               0 dcd_succ_last_t1 RAT
                                                          879
0 ----> C2744/y
                         F C3+R 1483 -604 71 1116 7 cs_invvn01c sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                  R C3+R 1435
-604 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1435 -604 118 384 4 cs_nnd2n02c_sl cs nnd2n02c_sl 0 N675 ---->
                      F C3+R 1368 -604 83 1320 5 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_si 68 N1098 ---->{b} C2734/y
                                      F C3+R 1368 -604
R C3+R 1315 -604 118 450 1 cs_nnd2n02c_sl
C2728/v
FC3+R 1251 -604
F C3+R 1251 -604 71 156 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1692 ----> C2725/a R C3+R 1203 -604 118 293 2 cs_invvn01c_sl
cs_invvn01c_sl 47 N1479 ---->{d} C2721/y
                                            R C3+R 1203 -604 118
F C3+R 1137 -604 105 108 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 67 N1858 ---->{e}
C2550/y
                   F C3+R 1137 -604 105 108 1 cs_ao22n03c_sl
R C3+R 1086 -604
R C3+R 1086 -604 118 61 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1437 ---->
C2427/b F C3+R 1021 -604 71 30 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 64 N1778 ----> C2334/y F C3+R 1021 -
                                            FC3+R 1021 -604
                                                             71
\mathbf{R}
     C3+R
                      R C3+R 974 -604 118 71 4 cs_nnd2n02c_sl
FC3+R
                                                   909 -604
                                                            71
0 N1696 ---->
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
                                                  R C3+R
-604 80 19 1 PI 0 dcd_blk_dsucc
----- 2 dcd_succ_last
                                     R C3+R 1474 -545 108 1116 7
              0 dcd_succ_last_t1 RAT
0 ----> C2744/y
                          R C3+R 1474 -545 108 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                  F C3+R 1415
-545 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
F C3+R 1415 -545 83 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ----> C2738/b R C3+R 1365 -545 118 1320 5 cs_nnd2n02c_sl
cs_nnd2n02c_sl 50 N1098 ---->{b} C2734/y
                                             R C3+R 1365 -545 118
F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 61 N1097 ---->{c}
C2728/v
                     F C3+R 1304 -545 83 450 1 cs_nnd2n02c_sl
```

```
cs nnd2n02c sl
                                            49 N1692 ----> C2725/v
156 1 cs_nnd2n02c_sl
                                                       cs invvn01c_sl
                                                                        0 N1692 ---->
                            156 1 cs_invvn01c_sl
R C3+R
         1255 -545
                       108
                                                       83 293 2 cs_invvn01c_sl
                                FC3+R
                                         1196 -545
C2725/a
                                                                          1196 -545
                                                                                        83
                59 N1479 ---->{d} C2721/y
                                                                 FC3+R
cs invvn01c sl
                                             0 N1479 ---->
                                                           C2721/a
                            cs nnd2n02c sl
293 2 cs_nnd2n02c_sl
                                                        cs_nnd2n02c_sl
                                                                          59 N1858 ---->{e}
                           108 1 cs_nnd2n02c_sl
         1138 -545
                       170
R C3+R
                                                       170 108 1 cs_ao22n03c_sl
                                          1138 -545
                                R C3+R
C2550/v
                                                                                        83
                                                                 FC3+R
                                                                          1044 -545
                 0 N1858 ---->
                                C2550/a2
cs ao22n03c_sl
                                            94 N1437 ---->{f} C2427/v
                           cs_ao22n03c_sl
61 1 cs ao22n03c_sl
                                                       cs_nnd2n02c_sl
                                                                         0 N1437 ---->
FC3+R
         1044 -545
                       83
                            61 1 cs nnd2n02c_sl
                                                            30 1 cs_nnd2n02c_sl
                                RC3+R
                                           995 -545
                                                       108
C2427/b
                                                                                        108
                                                                 R C3+R
                                                                           995 -545
                49 N1778 ----> C2334/v
cs nnd2n02c sl
                          cs invvn01c sl
                                           0 N1778 ----> C2334/a
30 1 cs invvn01c_sl
                                                    cs invvn01c sl 59 N1119 ---->{g} C2171/y
        936 -545
                     83
                          71 4 cs_invvn01c_sl
C3+R
                           71 4 cs_nnd2n02c_sl
                                                       cs_nnd2n02c_sl
                                                                        0 N1119 ---->
          936 -545
                      83
FC3+R
                                RC3+R
                                          887 -545
                                                       108
                                                             33 1 cs_nnd2n02c_sl
C2171/b
                                                                 R C3+R
                                                                           887 -545
                                                                                        108
                49 N1696 ---->
                                C1937/v
cs_nnd2n02c_sl
                                           0 N1696 ----> C1937/a
                          cs_invvn01c_sl
33 1 cs_invvn01c_sl
                                                    cs_invvn01c_sl 58 dcd_blk_dsucc ---->
                     80
                          19 1 cs_invvn01c_sl
C3+R
        829 -545
                                                              19 1 PI
                                   FC3+R
                                             829
                                                  -545
                                                         80
dcd blk dsucc
dcd blk dsucc
                        > report_area    Design: /IDCDSUC - Area: 5081.386230, Area(Weight):
                      > cputime Used 1.45 cpu seconds or 00:00:01 wall time, used 0 bytes or 0 byte.
1255.610474
[hnl attr]: Attributes registered for copy for type: PORT. MASK_ANYTHING_MASKED_ON_PORT
[hnl_attr]: Attributes registered for copy for type: CELL. MASK_ANYTHING_MASKED_ON_CELL
MASK USER CELL NOCHANGE MASK_USER_CELL_NODESTROY
MASK_USER_CELL_NOTOUCH SUGGESTED_LIBRARY_CELL SUGGESTED_PARALLEL_FANOUT
SUGGESTED_SIZE SUGGESTED_SWAP SYN_USAGE_BOX_HIDE [hnl_attr]: Attributes registered for
copy for type: PIN. MASK_ANYTHING_MASKED_ON_PIN MASK_USER_PIN_NOADD
MASK_USER_PIN_NOCHANGE MASK_USER_PIN_NONEWNET MASK_USER_PIN_NOTOUCH
SUGGESTED_SERIAL_FANOUT SYN_SAS_NAME [hnl_attr]: Attributes registered for copy for type:
NET. MASK_ANYTHING_MASKED_ON_NET MASK_USER_NET_NOTOUCH [hnl_attr]: 0 port(s) have
attribute(s) registered for copy. [hnl_attr]: 197 cell(s) have attribute(s) registered for copy. [hnl_attr]: 10
net(s) have attribute(s) registered for copy. [hnl_attr]: 1242 pin(s) have attribute(s) registered for copy.
> echo {=== CDS process ===} === CDS process === Loading:
                                                                       > time units -nano
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/tcl/cds_disc.tcl
                                                        > echo {Custom Synzilla Report} Custom
                           > reset timing area
> time_units -nano
                         > ps -cell Design /HISVHDL/IDCDSUC has:
                                                                     1 instances 0 upcells
Synzilla Report
                                   763 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 763 LINKED; 0
122 IN ports 73 OUT ports
                                   984 nets (0 multiply-driven; 0 undriven)
                                                                                 2585 pins (0
UNLINKED; 0 DC)
                       0 buses
                                   1528 literals 22 levels
                                                          10 max fanin
                                                                                 19 max fanout
inversions) 2.63 pins per net
                                   FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
Cell Information
                                                          cb clk 32_1 (ncount
                                                                                6: area
                 (ncount 83: area
                                     0)
PSEUDO_REG
                       cb mode block (ncount
                                               1 : area
480)
                                                          cs_ao22n03c_sl (ncount 17: area
                        5: area
                                  20)
cs_ao12n03c_sl (ncount
                       cs invvn01c_sl (ncount 202 : area
                                                         404)
                                                          cs_nnd3n02c_sl (ncount 26 : area
cs_nnd2n02c_sl (ncount 217 : area
                                   651)
                       cs_nnd4n03c_sl (ncount
                                               8 : area
                                                          cs_nor3n03c_sl (ncount
                                                                                  1: area
                       12 : area
                                   36)
cs_nor2n02c_sl (ncount
                       cs oa21n03c_si (ncount
                                                2: area
                                                          cs_xbn2n01b_sl (ncount
                                                                                  1 : area
                        1 : area
cs_oa22n03c_sl (ncount
                                   6)
                                                                                 Total Area =
                                                1: area
                       cs xbo2n01b_sl (ncount
8)
                                                > write_end_point_report -points 2
1943 (Comb = 1393 : Non-Comb = 550)
```

0 N1097 ---->

cs nnd2n02c sl

C2728/b

108

1255 -545

RC3+R

```
[ET-0018]:>Begin...New EndPoint Report
                                         for file /tmp/end_point_report..147522.
[ET-0019]:<End.....New Endpoint Report.
                                        Sun Apr 18 21:53:03 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                         EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                   Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 2 Cause of Slack
                                        Abbreviation Comparison/Description -----
-----
                        Slack Continuation
                                               SlkCont
                                                         Slack due to a point downstream on
path Required Arrival Time
                             RAT
                                      ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                              ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
                            ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                 ClkGSet
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                               ClkGHld
                                                          ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                         CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                  Setup
(DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                  Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
EndOfC
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
ClockPulseWidth
                       CIkPW
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE ) ClockSeparation
                                                  ( CLOCK1 ARRIVAL TIME + CLOCK
                                        ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                   ALTest
                                                                              (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
ATLimit
          Slack discontinuity due to failed test
                                           Num/
LimitedAT/
                                         Delay/ Failed Test/ Test PinName
E Phase
          AT Slack Slew CL FO Cell
                                                P Func T.Adj NetName
                   1 dcd_succ_last
                                                     FC3+R
                                                              1483 -604
                                                                           71 1172 7
PO
                      0 dcd_succ_last_t1 RAT
                                                                                879
0 ----> C2744/v
                                               1483 -604
                                     FC3+R
                                                            71 1172 7 cs_invvn01c sl
cs_invvn01c sl
               0 dcd_succ_last_t1 ---> C2744/a
                                                                     R C3+R 1435
-604 118 416 4 cs_invvn01c_sl
                                                    47 N675 ---->{a} C2738/y
                                     cs_invvn01c_sl
        1435 -604 118 416 4 cs_nnd2n02c_sl
R C3+R
                                                      cs_nnd2n02c_sl
                                                                      0 N675 ---->
C2738/b
                              FC3+R
                                       1368 -604
                                                     83 1360 5 cs nnd2n02c sl
                68 N1098 ---->{b} C2734/y
cs_nnd2n02c_sl
                                                              FC3+R
                                                                       1368 -604
                                                                                    83
1360 5 cs_nnd2n02c sl
                           cs_nnd2n02c_sl
                                            0 N1098 ----> C2734/a
                     118 458 1 cs_nnd2n02c_sl
R C3+R
        1315 -604
                                                                     52 N1097 ---->{c}
                                                      cs_nnd2n02c_sl
C2728/v
                              R C3+R
                                       1315 -604
                                                    118 458 1 cs_nnd2n02c_sl
cs nnd2n02c sl
                0 N1097 --->
                              C2728/b
                                                             FC3+R
                                                                      1251 -604
                                                                                   71 .
164 1 cs_nnd2n02c_sl
                          cs_nnd2n02c_sl 64 N1692 ---->
                                                         C2725/v
        1251 -604
                          164 1 cs_invvn01c_sl
F C3+R
                      71
                                                    cs_invvn01c_sl
                                                                    0 N1692 ---->
C2725/a
                              RC3+R
                                       1203 -604
                                                    118 309 2 cs_invvn01c sl
cs_invvn01c_sl
               47 N1479 ---->{d} C2721/v
                                                             R C3+R
                                                                     1203 -604
                                                                                   118
309 2 cs_nnd2n02c_sl
                                                         C2721/a
                          cs nnd2n02c st
                                           0 N1479 ---->
FC3+R
        1137 -604
                         116 1 cs_nnd2n02c_sl
                     105
                                                     cs_nnd2n02c_sl
                                                                     67 N1858 ---->{e}
C2550/y
                              F C3+R
                                      1137 -604
                                                    105 116 1 cs ao22n03c sl
cs_ao22n03c_sl
                0 N1858 ----> C2550/a2
                                                                      1086 -604
                                                             R C3+R
                                                                                   118
69 1 cs_ao22n03c sl
                         cs_ao22n03c_sl 51 N1437 ---->{f} C2427/v
R C3+R
         1086 -604
                      118 69 1 cs_nnd2n02c sl
                                                     cs nnd2n02c sl
                                                                      0 N1437 --->
C2427/b
                              F C3+R
                                       1021 -604
                                                    71
                                                         38 1 cs_nnd2n02c_sl
cs_nnd2n02c_sl 64 N1778 ----> C2334/y
                                                             FC3+R
                                                                      1021 -604
                                                                                    71
38 1 cs_invvn01c sl
                        cs_invvn01c_sl
                                        0 N1778 ----> C2334/a
                                                                                     R
C3+R
        974 -604
                   118 103 4 cs invvn01c sl
                                                  cs_invvn01c_si 47 N1119 ---->{g}
C2171/v
                              R C3+R
                                        974 -604
                                                  118 103 4 cs_nnd2n02c_sl
cs_nnd2n02c sl
                0 N1119 ---> C2171/b
                                                             FC3+R
                                                                      909 -604
                                                                                   71
41 1 cs nnd2n02c sl
                         cs_nnd2n02c_sl 64 N1696 ----> C1937/v
FC3+R
         909 -604
                         41 1 cs_invvn01c_sl
                                                   cs invvn01c sl
                                                                   0 N1696 ---->
C1937/a
                              RC3+R
                                        868 -604
                                                    80 27 1 cs invvn01c sl
cs_invvn01c_sl 41 dcd_blk_dsucc ----> dcd_blk_dsucc
                                                                      R C3+R
                                                                                868
```

```
108 1172 7
                  2 dcd succ last
                                                    R C3+R
                                                            1474 -545
                      0 dcd_succ_last_t1 RAT
                                                                              929
PO
                                              1474 -545
                                                          108 1172 7 cs_invvn01c_sl
                                     RC3+R
0 ----> C2744/v
               0 dcd_succ_last_t1 ----> C2744/a
                                                                    F C3+R 1415
cs_invvn01c_sl
                                                   59 N675 ---->{a} C2738/y
-545 83 416 4 cs_invvn01c_sl
                                  cs_invvn01c_sl
                                                    83 416 4 cs_nnd2n02c_sl
FC3+R
        1415 -545
                              R C3+R
                                      1365 -545
                                                   118 1360 5 cs nnd2n02c_sl
C2738/b
               50 N1098 ---->{b} C2734/y
                                                             R C3+R 1365 -545
cs nnd2n02c_sl
                                           0 N1098 ----> C2734/a
1360 5 cs_nnd2n02c_sl
                           cs nnd2n02c sl
                         458 1 cs_nnd2n02c_sl
                                                    cs_nnd2n02c_sl 61 N1097 ---->{c}
        1304 -545
FC3+R
                      83
                                                   83 458 1 cs_nnd2n02c_sl
                             F C3+R
                                      1304 -545
C2728/v
                                                            R C3+R
                                                                     1255 -545
                                                                                 108
                             C2728/b
cs nnd2n02c sl
                0 N1097 ---->
                          cs_nnd2n02c_sl 49 N1692 ----> C2725/v
164 1 cs_nnd2n02c_sl
                                                    cs invvn01c_sl
                                                                   0 N1692 ---->
                         164 1 cs_invvn01c_sl
R C3+R
         1255 -545
                     108
                                                   83 309 2 cs_invvn01c_sl
                              FC3+R
                                      1196 -545
C2725/a
                                                                                  83
cs invvn01c_sl 59 N1479 ---->{d} C2721/y
                                                            FC3+R
                                                                    1196 -545
                                        0 N1479 ----> C2721/a
                          cs_nnd2n02c_sl
309 2 cs_nnd2n02c_sl
                                                    cs_nnd2n02c_sl 59 N1858 ---->{e}
R C3+R
        1138 -545
                     170 116 1 cs_nnd2n02c_sl
                                                 170 116 1 cs_ao22n03c_sl
C2550/y
                             R C3+R
                                      1138 -545
                                                            FC3+R
                                                                     1044 -545
                                                                                  83
cs_ao22n03c_sl
                0 N1858 ---->
                             C2550/a2
                                         94 N1437 ---->{f} C2427/v
69 1 cs_ao22n03c_sl
                         cs_ao22n03c_sl
                          69 1 cs_nnd2n02c_sl
                                                   cs_nnd2n02c_sl
                                                                    0 N1437 ---->
FC3+R
        1044 -545
                     83
                                                   108
                                                        38 1 cs_nnd2n02c_sl
                              R C3+R 995 -545
C2427/b
                                                            RC3+R
                                                                                 108
                                                                      995 -545
cs_nnd2n02c_sl 49 N1778 ---> C2334/y
                        cs_invvn01c_sl
                                       0 N1778 ----> C2334/a
                                                                                   F
38 1 cs invvn01c sl
                   83
                       103 4 cs_invvn01c_sl
                                                 cs_invvn01c_sl 59 N1119 ---->{g}
        936 -545
C3+R
                                                   83 103 4 cs_nnd2n02c_sl .
                                       936 -545
                              FC3+R
C2171/v
                                                            R C3+R
                                                                     887 -545
                                                                                 108
               0 N1119 ----> C2171/b
cs nnd2n02c sl
                         cs_nnd2n02c_sl 49 N1696 ----> C1937/v
41 1 cs_nnd2n02c_sl
                         41 1 cs_invvn01c_sl
                                                   cs_invvn01c_sl
                                                                  0 N1696 --->
                     108
RC3+R
         887 -545
                                       829 -545
                                                   80 27 1 cs_invvn01c_sl
                              F C3+R
C1937/a
cs_invvn01c_sl 58 dcd_blk_dsucc ----> dcd_blk_dsucc
                                                                    FC3+R
                                                                              829
                                     0 dcd blk dsucc
      80 27 1 PI
```

> report_area [load_update]: Found 723 pin load values not up-to-date, forcing queries [load_update]: Warning - Detected load inconsistencies, forcing global invalidation [load_update]: Number of pin load calculations: 4599 since last stats [load_update]: Number of pin weight calculations: 0 since last stats Design: /IDCDSUC - Area: 5301.955566, Area(Weight): 1255.610474 > cputime Used 3.86 cpu seconds or 00:00:04 wall time, used 0 bytes or 0 byte. Checking DRC for |Design |DCDSUC | INet clkl_mode7:clkl_mode7 has cap violation | 1.046, load | 147.5, limit 141, multiplier 1 slack 1.134e+38 INet a_clk:a_clk has cap violation 1.046, load 147.5, limit 1 slack 1.134e+38 INet b_clk:b_clk has cap violation 1.093, load 154.1, limit 141, 141, multiplier 1 slack 349 INet test_c1:test_c1 has cap violation 1.078, load 152.1, limit 141, multiplier 1 slack 349 INet clkg:clkg has cap violation 1.202, load 169.5, limit 141, multiplier multiplier slack 1.134e+38 INet ireg_valid:ireg_valid has cap violation 1.207, load 170.3, limit 141, multiplier 1 slack -498.7 INet clkg2:clkg2 has cap violation 1.202, load 169.5, limit 141, multiplier 1.134e+38 INet scan_enable:scan_enable has cap violation 1.261, load 177.8, limit 141, multiplier 1 slack 1.134e+38 INet du_iu_store_status(2):a has transition violation 1.099, multiplier transition 500, limit 455; FALL: transition 500, limit 455 INet eu_iu_srlz_op_encode(11):a has 1 RISE: transition 500, limit 455; FALL: transition 500, limit transition violation 1.099, multiplier 455 INet op cmp tr q:12 out n has cap violation 1.009, load 249.3, limit 247, multiplier 1 slack 617 INet rcvry_reset_q:l2_out_n has cap violation 1.123, load 277.5, limit 247, multiplier 1 slack 331 INet iu_reset_op_c:y has cap violation 1.227, load 1227, limit 1000, multiplier

```
INet dcd_succ_last_t1:y has cap violation 1.215, load 1216, limit 1001, multiplier
                                                                                     1 slack -603.7
INet local_milli_q:l2_out_n has cap violation 1.138, load 281.1, limit 247, multiplier
                                                                                       1 slack -207.8
INet srlz_nomatch_q:l2_out_n has cap violation 1.021, load 252.2, limit 247, multiplier
                                                                                          1 slack
392 INet dcd_succ_dly_q:l2_out_n has cap violation 1.018, load 251.5, limit 247, multiplier
                                                                                                1 slack
355.4 INet iu_reset_all:y has cap violation 1.389, load 833.6, limit 600, multiplier
                                                                                      1 slack 322.9
INet local_milli_t1_q:l2_out_n has cap violation 1.018, load 251.5, limit 247, multiplier
-42.98 INet local_milli_t2_q:l2_out_n has cap violation 1.018, load 251.5, limit 247, multiplier
slack 230.4 INet exc_cond_q:l2_out_n has cap violation 1.142, load 282.1, limit 247, multiplier
slack 322.9 INet slow_mode_t2_q:l2_out_n has cap violation 1.009, load 249.3, limit 247, multiplier
1 slack 617 INet iu_rst_fst_q:l2_out_n has cap violation 1.02, load 251.9, limit 247, multiplier
slack -42.98 INet exc_info_q(0):l2_out_n has cap violation 1.028, load 254, limit 247, multiplier
                                                                                                     1
slack 610.4 INet exc_info_q(1):l2_out_n has cap violation 1.047, load 258.7, limit 247, multiplier
slack 476.5 Net exc_info_q(2):l2_out_n has cap violation 1.061, load 262.2, limit 247, multiplier
                                                                                                     1
slack 611.1 INet exc_info_q(3):l2_out_n has cap violation 1.063, load 262.6, limit 247, multiplier
                                                                                                     1
slack 603.1 INet dcd_cyl_cnt_q(0):l2_out_n has cap violation 1.134, load 280.2, limit 247, multiplier
1 slack -351.1 INet dcd_cyl_cnt_q(1):l2_out_n has cap violation 1.145, load 282.9, limit 247.
multiplier
             1 slack -346.9 INet slow_mode_blk_q:l2_out_n has cap violation 1.03, load 254.4, limit
247, multiplier
                 1 slack -221.5 INet br_wrongs_q:l2_out_n has cap violation 1.069, load 264.1, limit
247, multiplier
                 1 slack 133 INet rstrt_reset_q:l2_out_n has cap violation 1.065, load 263.2, limit
247, multiplier
                 1 slack 340.9 INet N22:y has cap violation 1.212, load 1213, limit 1001, multiplier
1 slack 617 INet N26:y has cap violation 1.224, load 1226, limit 1001, multiplier
INet N36:y has cap violation 1.187, load 1188, limit 1001, multiplier
                                                                       1 slack 617 INet N134:y has
cap violation 1.177, load 1178, limit 1001, multiplier
                                                        1 slack 355.4 INet N158:y has cap violation
1.116, load 1117, limit 1001, multiplier
                                           1 slack 617 INet N1098:y has cap violation 1.403, load
1403, limit 1000, multiplier
                              1 slack -603.7 IDesign IDCDSUC has 38 violations
freeze_net_loads -set -limit [TIMER-6411]: Unasserted load on 369 inet(s). [TIMER-6412]: Asserted load
on 369 inet(s).
                          > cpr_eval
                                                   > tgfs_redund -effort 50
                                                                                         > cputime {
tgfs_rewire -tech -$rwr_effort }
                                              > tgfs_rewire -tech -high tgfs rewiring
                                                                                         Area: before
5441.99 after 5359.17 (1.52 %)
                                      Slack : before -603.6691 after -543.6871 (9.94 %)
                                                                                         Cell: before
763 after 762 (0.13 %)
                         Time : 20.260000 Used 20.89 cpu seconds or 00:00:21 wall time, used 65536
bytes or 64 kbytes. Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/tf.dll tf.dll
version 1.0 (Apr 14 1999 18:12:48) Binding:
/afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/sim.dll sim.dll version 1.0 (Apr 14 1999
18:12:45) Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/synzilla/1.0/dll-rs6000/tc.dll tc.dll version 1.0
                                    > tc::trestruct -sizeless -leaf_flex 1.02 -gain 5 -load 5
(Apr 14 1999 18:12:53)
tc::critflow -depth 3 -xforms __CiType_30_30a78098 Transform: trestruct 0.1 Options: Mode=Sizeless
GainBuckets=5
                         LoadBuckets=5
                                              MinInputs=2
                                                               MaxInputs=1024
                                                                                      PartialTree=false
SingleCell=false
                      SlackThreshold=0.000
                                                   LeafFlexibility=1.020 GA_Wire: Load=18.000
Delay=0.000 Slew=0.000 [ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP,
and below. [ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]: Deleting timing for design: sub_design, analysis mode: SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
> echo {Custom Synzilla Report} Custom Synzilla Report
                                                                     > ps -cell Design
/HISVHDL/IDCDSUC has:
                                      1 instances 0 upcells
                                                               122 IN ports 73 OUT ports
774 cells (0 AND; 0 XOR; 0 SEQ; 0 TRI; 774 LINKED; 0 UNLINKED; 0 DC)
                                                                                         995 nets (0
multiply-driven; 0 undriven)
                                      2607 pins (0 inversions) 2.62 pins per net
                                                                                         1539 literals
```

```
19 max fanout
                                                      Cell Information
22 levels
          10 max fanin
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                 PSEUDO_REG
                                                                                (ncount
                                                  0)
                                cb_clk_32_1 (ncount
                                                     6: area
                                                             480)
83 : area
          0)
                                                      cs ao12n03c sl (ncount 6: area
cb mode block (ncount 1: area
                                70)
                     cs ao22n03c_sl (ncount 16: area
                                                      96)
                               432)
                                                      cs nnd2n02c sl (ncount 209 : area
cs invvn01c sl (ncount 216: area
                                                      104)
                     cs nnd3n02c_sl (ncount 26: area
                                                      cs_nor2n02c_sl (ncount 14 : area
cs_nnd4n03c_sl (ncount
                     9 : area
                                45)
                     cs_nor3n03c_sl (ncount
                                            2: area
                                                      cs_oa22n03c_sl (ncount 1: area
cs_oa21n03c_sl (ncount
                      3: area
                                15)
                     cs_xbn2n01b_sl (ncount 1: area
                                                      Total Area = 1965 (Comb = 1415:
cs_xbo2n01b_sl (ncount 1 : area
                                8)
                           > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550
            for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Report
Sun Apr 18 21:53:42 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                       EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
                      Max. Slack: 1.13427E+38 Sort Field: Slack
-1.13427E+38
                                   Abbreviation Comparison/Description ------
Endpoints: 2 Cause of Slack
                                                         Slack due to a point downstream on
----- Slack Continuation
                                               SlkCont
                                      ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                            RAT
                            ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                            ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                 ClkGSet
Gating Setup
                                                         ( DATA ARRIVAL TIME - CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                               ClkGHld
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                 Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                 Hold
(DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockPulseWidth
                      CIkPW
                                                 ( CLOCK1 ARRIVAL TIME + CLOCK
                                       ClkSep
TRAILING EDGE ) ClockSeparation
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                 ALTest
                                                                             (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
          Slack discontinuity due to failed test
                                           Num/
ATLimit
                                        Delay/ Failed Test/ Test PinName
LimitedAT/
                                                P Func T.Adj NetName
          AT Slack Slew CL FO Cell
E Phase
                                                     FC3+R
                                                               1392 -513
                                                                            71 1160 7
                    1 dcd succ last
                                                                                879
PO
                      0 dcd_succ_last_t1 RAT
                                                            71 1160 7 cs_invvn01c_sl
                                               1392 -513
                                     FC3+R
0 ----> C2744/v
                                                                     R C3+R
                                                                              1345
               0 dcd_succ_last_t1 ----> C2744/a
cs invvn01c sl
-513 118 412 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
         1345 -513 118 412 4 cs_nnd2n02c_sl
                                                     R C3+R
                                                     66 1326 4 cs_nnd2n02c_sl
                              FC3+R
                                        1282 -513
C2738/b
cs nnd2n02c_sl 63 N1098 ---> C2734rwr/y
                                                              FC3+R
                                                                       1282 -513
                                                                                     66
                                          0 N1098 ----> C2734rwr/a
                           cs invvn01c_sl
1326 4 cs_invvn01c_sl
                       99 446 1 cs_invvn01c_sl
                                                                   41 N1097 ---->
                                                    cs invvn01c_sl
R C3+R
          1241 -513
                                                    99 446 1 cs_invvn01c_sl
                                         1241 -513
                               R C3+R
C2728rwr/v
                                                             FC3+R
                                                                                    83
                                                                      1187 -513
                0 N1097 ----> C2728rwr/a
cs invvn01c sl
                          cs_invvn01c_sl 54 N1692 ---->{b} C2725rwr/y
178 2 cs invvn01c_sl
                                                     cs_nnd2n02c_sl
                                                                      0 N1692 ---->
                       83 178 2 cs_nnd2n02c_sl
          1187 -513
FC3+R
                                         1127 -513 188 314 2 cs_nnd2n02c_sl
C2725rwr/a
                                R C3+R
                                                               R C3+R
                                                                         1127 -513
cs nnd2n02c_sl 60 N1479 ---->{c} C2721rwr/y
188 314 2 cs_nnd3n02c_sl
                               cs nnd3n02c sl
                                                0 N1479 ----> C2721rwr/b
          1028 -513 77 174 2 cs_nnd3n02c_sl
                                                     cs nnd3n02c sl 98 N1497 ---->{d}
FC3+R
                              F C3+R 1028 -513
                                                     77 174 2 cs_nor2n02c_sl
C2709/y
```

```
R C3+R
                                                           977 -513
                                                                    155
82 1 cs_nor2n02c sl
                    cs_nor2n02c_si 51 N1986 ---->{e} C2677/y
R C3+R
        977 -513
                  155 82 1 cs_nnd4n03c_sl
                                           C2677/a
                         FC3+R
                                  912 -513
                                           71 45 1 cs_nnd4n03c sl
cs_nnd4n03c_sl 65 N1849 ----> C2591/y
                                                   FC3+R
                                                                     71
                                                           912 -513
45 1 cs_invvn01c_sl
                   cs_invvn01c_sl
                                 0 N1849 ---> C2591/a
                                                                      R
       865 -513 113 23 1 cs_invvn01c_sl cs_invvn01c_sl 47 N1976 ---->{f}
C3+R
                           R C3+R
                                  865 -513 113 23 1 cs_nnd2n02c_sl
C2579rwr 0/v
cs nnd2n02c sl 0 N1976 ----> C2579rwr 0/a
                                                  FC3+R
                                                           799 -513
117 118 6 cs nnd2n02c sl
                      cs_nnd2n02c_sl 66 ireg_valid ----> ireg_valid
        799 -513 117 118 6 PI
                                             0 ireg_valid
----2 dcd_succ_last
                                            R C3+R
                                                    1386 -457 108 1160 7
                  0 dcd_succ_last_t1 RAT
                                                                   929
0 ----> C2744/y
                                       1386 -457 108 1160 7 cs_invvn01c_sl
                               R C3+R
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                         FC3+R
                                                                1327
    83 412 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/v
-457
       1327 -457 83 412 4 cs_nnd2n02c_sl
FC3+R
                                            cs nnd2n02c sl 0 N675 ---->
C2738/b
                         R C3+R
                                 1279 -457
                                            99 1326 4 cs nnd2n02c sl
cs_nnd2n02c_sl 48 N1098 ----> C2734rwr/v
                                                    R-C3+R
                                                            1279 -457
                         99 1326 4 cs invvn01c sl
       1229 -457 66 446 1 cs_invvn01c_sl
F C3+R
                                           cs_invvn01c_sl 50 N1097 ---->
C2728rwr/y
                                  1229 -457 66 446 1 cs_invvn01c_sl
                          FC3+R
cs invvn01c sl
            0 N1097 ----> C2728rwr/a
                                                   R C3+R
                                                           1186 -457
                                                                     118
1186 -457 118 178 2 cs_nnd2n02c_sl cs_nnd2n02c_sl
R C3+R
                                                           0 N1692 ---->
C2725rwr/a
                          FC3+R
                                  1113 -457
                                           135 314 2 cs nnd2n02c sl
cs_nnd2n02c_sl 73 N1479 ---->{c} C2721rwr/y
                                                    FC3+R
                                                            1113 -457
R C3+R
        1030 -457 134 174 2 cs nnd3n02c sl
                                             cs nnd3n02c sl 83 N1497
---->{d} C2709/v
                               R C3+R 1030 -457 134 174 2 cs_nor2n02c sl
cs_nor2n02c_sl 0 N1497 ----> C2709/a
                                                  F C3+R
                                                          955 -457 107
FC3+R
        955 -457
                107 82 1 cs_nnd4n03c_sl
                                           cs_nnd4n03c_sl
                                                         0 N1986 ---->
C2677/d
                         R C3+R
                                  888 -457
                                          172 62 2 cs_nnd4n03c_sl
cs_nnd4n03c_sl 68 N1719 ---->{f} C2599rwr/v
                                                    RC3+R
                                                            888 -457
172 62 2 cs_nor3n03c_sl
                                       0 N1719 ---> C2599rwr/a
                        cs_nor3n03c_sl
FC3+R
        811 -457
                      42 1 cs_nor3n03c_sl
                  66
                                           cs_nor3n03c_sl 77 N1942 ---->
C2349rwr_0_0/y
                           FC3+R
                                   811 -457 66 42 1 cs_invvn01c_sl
             0 N1942 ---> C2349rwr_0_0/a
cs_invvn01c_sl
                                                             768 -457
                                                    R C3+R
                         cs_invvn01c_sl 44 N288 ---->{q} C2339/v
118 24 1 cs_invvn01c_sl
R C3+R
        768 -457 118 24 1 cs nnd2n02c sl
                                           cs_nnd2n02c sl
                                                          0 N288 ---->
                                 706 -457
C2339/a
                         FC3+R
                                           83 18 1 cs nnd2n02c sl
cs_nnd2n02c_sl 61 NET690 ---->{h} C2187/y
                                                    FC3+R
                                                             706 -457
83 18 1 cs nnd2n02c sl
                        RC3+R
                      32 2 cs_nnd2n02c_sl
        656 -457 108
                                            cs_nnd2n02c_sl 51 N29 ---->
C2020/v
                         R C3+R
                                 656 -457
                                           108 32 2 cs_invvn01c_sl
cs_invvn01c_sl
            0 N29 ----> C2020/a
                                                FC3+R
                                                        557 -457 424
19 1 cs_invvn01c_sl cs_invvn01c_sl 99 du_iu_hold_aa_req ----> du_iu_hold_aa_req
FC3+R
        557 -457 424 19 1 PI
                                            0 du_iu_hold_aa_req
```

> report_area [load_update]: Found 620 pin load values not up-to-date, forcing queries [load_update]: Warning - Detected load inconsistencies, forcing global invalidation [load_update]: Number of pin load calculations: 8096 since last stats [load_update]: Number of pin weight calculations: 0 since last stats Design: /IDCDSUC - Area: 5226.390137, Area(Weight): 1270.181396

```
> cputime Used 38.94 cpu seconds or 00:00:39 wall time, used 299008 bytes or 292 kbytes.
> report_drc Checking DRC for IDesign IDCDSUC INet clkg:clkg has cap violation 1.032, load 145.5,
                       1 slack 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5, limit
limit 141, multiplier
                 1 slack 1.134e+38 INet du_iu_store_status(2):a has transition violation 1.099,
141. multiplier
            1 RISE: transition 500, limit 455; FALL: transition 500, limit 455 INet
multiplier
                                                                     1 RISE: transition 500, limit
eu iu_srlz_op_encode(11):a has transition violation 1.099, multiplier
455; FALL: transition 500, limit 455 INet iu_reset_op_c:y has cap violation 1.219, load 1219, limit
                  1 slack 133 INet dcd_succ_last_t1:y has cap violation 1.115, load 1116, limit
1000, multiplier
                  1 slack -513.2 INet iu_reset_all:y has cap violation 1.328, load 796.6, limit 600,
1001, multiplier
            1 slack 322.9 INet N22:y has cap violation 1.204, load 1205, limit 1001, multiplier
multiplier
slack 617 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier
INet N36:y has cap violation 1.179, load 1180, limit 1001, multiplier
                                                                      1 slack 617 INet N134:y has
cap violation 1.169, load 1170, limit 1001, multiplier
                                                       1 slack 355.4 INet N158:y has cap violation
1.108, load 1109, limit 1001, multiplier
                                          1 slack 617 INet N1098:y has cap violation 1.302, load
                             1 slack -513.2 IDesign IDCDSUC has 13 violations
1303, limit 1001, multiplier
                                                                             > echo -583.569129373
                    > echo {In restructure loop} In restructure loop
cpr_eval
                            > echo -513.216552734 -513.216552734
                                                                                  > tgfs_redund
-583.569129373
                                                                          Area: before 5133.28 after
                               > tafs rewire -tech -high tafs rewiring
ch -$rwr_effort }
                        Slack : before -513.2166 after -506.3137 (1.35 %) Cell : before 775 after 773
5092.88 (0.79 %)
            Time: 13.960000 Used 14.51 cpu seconds or 00:00:14 wall time, used 0 bytes or 0 byte.
(0.26\%)
                                                              > tc::critflow -depth 3 -xforms
> tc::trestruct -sizeless -leaf_flex 1.02 -gain 5 -load 5
  CiType_30_31c4d268 Transform: trestruct 0.1 Options: Mode=Sizeless
                                                                            GainBuckets=5
                                     MaxInputs=1024
                                                           PartialTree=false
                     MinInputs=2
LoadBuckets=5
                                                 LeafFlexibility=1.020 [ET-0112]:Deleting timing for
                     SlackThreshold=0.000
SingleCell=false
design: sub design, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
sub_design, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design,
analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: sub_design, analysis
                                            > echo {Custom Synzilla Report} Custom Synzilla Report
mode:SLOW CHIP, and below.
                                                                           122 IN ports 73 OUT ports
> ps -cell Design /HISVHDL/IDCDSUC has:
                                                  1 instances 0 upcells
773 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 772 LINKED; 0 UNLINKED; 0 DC)
                                                                          0 buses
                                                                                       994 nets (0
                                     2604 pins (0 inversions) 2.62 pins per net
                                                                                       1537 literals
multiply-driven; 0 undriven)
                                                              Cell Information
                                     19 max fanout
21 levels
            10 max fanin
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                           PSEUDO_REG
                                                                                             (ncount
                                                          0)
                                                                        480)
                                     cb clk 32 1 (ncount
                                                              6: area
83 : area
                                                              cs_ao12n03c_sl (ncount 6: area
cb mode_block (ncount
                         1 : area
                                     70)
                         cs ao22n03c sl (ncount 16: area
                                                              cs nnd2n02c sl (ncount 211 : area
cs_invvn01c_sl (ncount 213 : area
                                     426)
                         cs_nnd3n02c_sl (ncount 27 : area
                                     40)
                                                              cs_nor2n02c_sl (ncount 13 : area
cs_nnd4n03c_sl (ncount
                          8 : area
                         cs_nor3n03c_sl (ncount
                                                   2: area
39)
                                                              cs_oa22n03c_sl (ncount
                                      15)
                          3: area
cs_oa21n03c_sl (ncount
                         cs xbn2n01b_sl (ncount
                                                   1 : area
6)
                                                              Total Area = 1961 (Comb = 1411:
cs xbo2n01b_sl (ncount
                          1: area
                                > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550
               for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Sun Apr 18 21:54:11 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                                   EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
-1.13427E+38
                          Max. Slack: 1.13427E+38 Sort Field: Slack
                                                                                      Max.
```

```
Endpoints: 2 Cause of Slack
                            Abbreviation Comparison/Description ------
------ Slack Continuation
                                     SlkCont
                                              Slack due to a point downstream on
path Required Arrival Time
                    RAT
                              ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                      ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
                      ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
              ClkGSet
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                      ClkGHld
                                               (DATA ARRIVAL TIME - CLOCK
  ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
       ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
Setup
       ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
Hold
         ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
ClockPulseWidth
               ClkPW ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE ) ClockSeparation
                              ClkSep
                                       ( CLOCK1 ARRIVAL TIME + CLOCK
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                     ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
        Slack discontinuity due to failed test
                                  Num/
LimitedAT/
                                Delay/ Failed Test/ Test PinName
E Phase
        AT Slack Slew CL FO Cell
                                      P Func T.Adj NetName
-----
                1 dcd_succ_last
                                           FC3+R 1385 -506 71 1116 7
PO
                  0 dcd_succ_last_t1 RAT
                                                                879
0 ----> C2744/y
                             F C3+R
                                     1385 -506 71 1116 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ---> C2744/a
                                                       R C3+R 1338
-506 118 384 4 cs_invvn01c_sl cs_invvn01c_sl 47 N675 ---->{a} C2738/y
R C3+R 1338 -506 118 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
C2738/b
                        FC3+R
                                1275 -506 66 1303 4 cs_nnd2n02c sl
cs_nnd2n02c_sl 63 N1098 ----> C2734rwr/y
                                                         1275 -506
                                                  FC3+R
                                                                    .66
1234 -506 99 439 1 cs_invvn01c_sl cs_invvn01c_sl 41 N1097 ---->
C2728rwr/v
                         R C3+R 1234 -506 99 439 1 cs_invvn01c sl
F C3+R 1180 -506
                                                                   83
171 2 cs_invvn01c_sl cs_invvn01c_sl 54 N1692 ---->{b} C2725rwr/y
FC3+R
       C2725rwr/a
                                1120 -506 188 306 2 cs_nnd2n02c_sl
                         R C3+R
cs_nnd2n02c_sl 60 N1479 ---->{c} C2721rwr/y
                                                  R C3+R 1120 -506
1012 -506 110 162 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 108 N1497 ---->{d}
FC3+R
C2709rwr/y
                        FC3+R
                               1012 -506 110 162 2 cs_nor3n03c_sl
R C3+R
                                                         946 -506 129
54 1 cs_nor3n03c sl
                    cs_nor3n03c_sl 66 N1986 ---->{e} C2677rwr/y
        946 -506 129 54 1 cs_nnd3n02c_sl cs_nnd3n02c_sl 0 N1986 ---->
R C3+R
     FC3+R
             882 -506 59 49 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 64 N1094
---->{f} C2909/v
                                             59 49 2 cs_nnd2n02c_sl
                             FC3+R
                                    882 -506
R C3+R
                                                         850 -506
_______ ucd_m
_____ 0 ded_mcr41_blk
                                      2 dcd_succ_last
                                           R C3+R 1423 -494 108 1116 7
                 0 dcd_succ_last_t1 RAT
                                                                929
0 ----> C2744/v
                                    1423 -494 108 1116 7 cs_invvn01c_sl
                             R C3+R
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                       FC3+R
-494 83 384 4 cs_invvn01c_sl cs_invvn01c_sl 59 N675 ---->{a} C2738/y
       1365 -494 83 384 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 --->
R C3+R 1317 -494 99 1303 4 cs_nnd2n02c_sl
F C3+R
C2738/b
cs_nnd2n02c_sl 48 N1098 ----> C2734rwr/y
                                                 R C3+R
                                                         1317 -494
99 1303 4 cs_invvn01c_sl
```

```
cs_invvn01c_sl
                                                                   50 N1097
                      66 439 1 cs_invvn01c_sl
FC3+R
         1267 -494
                                     FC3+R
                                                            66 439 1 cs_invvn01c_sl
                                               1267
                                                    -494
---> C2728rwr/y
                                                                       1223 -494 118
                                                             RC3+R
cs invvn01c sl
               0 N1097 ----> C2728rwr/a
                                        44 N1692 ---->{b} C2725rwr/y
                         cs invvn01c_sl
171 2 cs invvn01c_sl
                      118 171 2 cs nnd2n02c sl
                                                      cs nnd2n02c sl
                                                                      0 N1692 ---->
         1223 -494
R C3+R
                               FC3+R
                                         1150 -494
                                                     135 306 2 cs_nnd2n02c_sl
C2725rwr/a
                                                              FC3+R
               73 N1479 ---->{c} C2721rwr/y
                                                                        1150 -494
cs_nnd2n02c_sl
                                                0 N1479 ----> C2721rwr/b
135 306 2 cs_nnd3n02c_sl
                               cs_nnd3n02c_sl
                                                      cs nnd3n02c_sl
                                                                      95 N1497 ---->{d}
                          162 2 cs_nnd3n02c_sl
         1055 -494 247
R C3+R
                                                     247 162 2 cs_nor3n03c_sl
                                         1055 -494
                               RC3+R
C2709rwr/y
               0 N1497 ----> C2709rwr/a
                                                             FC3+R
                                                                       937 -494
                                                                                    90
cs nor3n03c_sl
                        cs_nor3n03c_sl 118 N1986 ---->{e} C2677rwr/y
54 1 cs nor3n03c sl
                                                    cs_nnd3n02c_sl
                                                                     0 N1986 ---->
                      90 54 1 cs nnd3n02c sl
FC3+R
         937 -494
                                         883 -494
                                                    123
                                                          49 2 cs nnd3n02c sl
                               RC3+R
C2677rwr/c
                                                               R C3+R
                                                                          883 -494
cs nnd3n02c sl 54 N1719 ---->{f} C2599rwr_0/y
                                               0 N1719 ----> C2599rwr_0/a
123 49 2 cs_nor2n02c_sl
                          cs nor2n02c sl
                                                   cs_nor2n02c_sl 63 N1942 ---->{g}
          820 -494
                      83
                          35 1 cs_nor2n02c_sl
FC3+R
                cs_nnd2n02c_sl
                                0 N1942 ---->
                                               C2349rwr 0 0 0/a
nd2n02c sl
                                                   cs_nnd2n02c_sl 52 N288 ---->{h}
        768 -494 118
                        22 1 cs_nnd2n02c_sl
C3+R
                                                   118 22 1 cs_nnd2n02c_sl
                              R C3+R
                                        768
                                             -494
C2339/y
                                                            FC3+R
                                                                      706 -494
                                                                                  83
cs nnd2n02c_sl
                0 N288 ----> C2339/a
                         cs_nnd2n02c_sl 61 NET690 ---->{i} C2187/y
17 1 cs nnd2n02c_sl
                          17 1 cs_nnd2n02c_sl
                                                    cs nnd2n02c_sl
                                                                     0 NET690 ---->
FC3+R
          706 -494
                      83
                              RC3+R
                                        656 -494
                                                    108
                                                          32 2 cs_nnd2n02c_sl
C2187/a
cs_nnd2n02c_sl 51 N29 ----> C2020/v
                                                                     656 -494
                                                                                 108
                                                           R C3+R
                                        0 N29 ---->
                                                  C2020/a
                                                                                 · F
                        cs invvn01c_sl
32 2 cs_invvn01c_sl
                                                  cs_invvn01c_sl 99 du_iu_hold_aa_req
                        19 1 cs_invvn01c_sl
        557 -494
                   424
                                                  557 -494 424 19 1 PI
----> du_iu_hold_aa_req
                                       FC3+R
0 du_iu_hold_aa_req
```

> cputime Used 27.17 cpu seconds or 00:00:27 wall time, used 327680 bytes 1267.547363 > report_drc Checking DRC for IDesign IDCDSUC INet clkg:clkg has cap or 320 kbytes. 1 slack 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier 1 slack 1.134e+38 INet du_iu_store_status(2):a violation 1.032, load 145.5, limit 141, multiplier 1 RISE: transition 500, limit 455; FALL: transition 500, has transition violation 1.099, multiplier limit 455 INet eu_iu_srlz_op_encode(11):a has transition violation 1.099, multiplier transition 500, limit 455; FALL: transition 500, limit 455 INet iu_reset_op_c:y has cap violation 1 slack 140.6 INet dcd_succ_last_t1:y has cap violation 1.219, load 1219, limit 1000, multiplier 1 slack -506.3 INet iu_reset_all:y has cap violation 1.328, 1.115, load 1116, limit 1001, multiplier load 796.6, limit 600, multiplier 1 slack 339 INet N22:y has cap violation 1.204, load 1205, limit 1 slack 618 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier 1001, multiplier 1 slack 394.3 INet N36:y has cap violation 1.179, load 1180, limit 1001, multiplier INet N134:y has cap violation 1.169, load 1170, limit 1001, multiplier 1 slack 357.2 INet N158:y has cap violation 1.108, load 1109, limit 1001, multiplier 1 slack 630.3 INet N1098:y has cap 1 slack -506.3 IDesign IDCDSUC has 13 violations violation 1.302, load 1303, limit 1001, multiplier > echo {in restructure loop} in restructure loop > echo > cpr eval > echo -506.313720703 -506.313720703 -493.216553684 -493.216553684 > load_update freeze net loads -reset [TIMER-6411]: Unasserted load on 369 inet(s). > gbfo_assign_gain -gain 5.0 [load_update]: Number of pin load calculations: 6881 -invalidate since last stats [load_update]: Number of pin weight calculations: 0 since last stats Assign Gain Area: before 5092.88 after 4486.86 (11.90%) Slack : before -506.3137 after -812.2559 (-60.43 %) Cell: before 773 after 773 (0.00 %) Time: 2.590000 > check_slack_cont [cr]: (W): pin: c in: c (cell: C2457) has invalid rise/fall slack: 1.134e+38. [cr]: (W): pin: a (cell: C2630) has invalid rise/fall slack: 1.134e+38. [cr]: (W): pin: a (cell: C2630) has invalid rise/fall slack: 1.134e+38.

```
gbfo_fancorr -check -use_max_load -aggressive -max_buffe... [GB-103]: noninverting buffers are absent
Fanout Corr Area: before 4486.86 after 4502.64 (-0.35 %)
                                                          Slack: before -812.2559 after -812.2559
           Cell: before 773 after 787 (-1.81 %) Time: 4.870000
(0.00\%)
                                                                         > report_gain_violations
-min 1.0 -max 10.0 ------ Gain Violation Report for design IDCDSUC
----- Type
                                               Gain
                                                                      Cell Name
Design -----
                                                > report drc Checking DRC for IDesign IDCDSUC
INet clkg:clkg has cap violation 1.032, load 145.5, limit 141, multiplier
                                                                  1 slack 1.134e+38 INet
clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier
                                                                  1 slack 1.134e+38 !Net
du iu store status(2):a has transition violation 1.099, multiplier
                                                            1 RISE: transition 500, limit
FALL: transition 500, limit 455 INet eu_iu_srlz_op_encode(11):a has transition violation 1.099,
           1 RISE: transition 500, limit 455; FALL: transition 500, limit
                                                                       455 INet
dcd_succ_last_t1:y has cap violation 1.083, load 1084, limit 1001, multiplier
                                                                          1 slack -812.3 INet
srlz_nomatch_q:l2_out_n has cap violation 1.096, load 270.7, limit 247, multiplier
                                                                               1 slack 258.2
INet dcd_succ_dly_q:l2_out_n has cap violation 2.503, load 618.4, limit 247, multiplier
                                                                                   1 slack
68.9 INet dcd_succ_dly_q:a has transition violation 1.094, multiplier
                                                                 1 RISE: transition 497.9, limit
455; FALL: transition 400.4, limit 455 INet slow_mode t2 q:l2 out n has cap violation 1.018, load
251.4, limit 247, multiplier
                            1 slack 502.4 Net N22:y has cap violation 1.204, load 1205, limit
1001, multiplier
                 1 slack 502.4 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier
1 slack 258.2 INet N36:y has cap violation 1.179, load 1180, limit 1001, multiplier
                                                                                1 slack 509.2
INet N1098:y has cap violation 1.225, load 1227, limit 1001, multiplier
                                                                    1 slack -812.3 INet
gbfonet_2:y has cap violation 1.218, load 1219, limit 1001, multiplier
                                                                   1 slack -229 INet
gbfonet_15:y has cap violation 1.169, load 1170, limit 1001, multiplier
                                                                    1 slack 68.9 INet
gbfonet_16:y has cap violation 1.108, load 1109, limit 1001, multiplier
                                                                    1 slack 467.6 IDesign
IDCDSUC has 16 violations
                                    > echo {Custom Synzilla Report} Custom Synzilla Report
> ps -cell Design /HISVHDL/IDCDSUC has:
                                               1 instances 0 upcells
                                                                      122 IN ports 73 OUT ports
787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 786 LINKED; 0 UNLINKED; 0 DC)
                                                                      0 buses 1008 nets (0
multiply-driven; 0 undriven)
                                   2632 pins (0 inversions) 2.61 pins per net
                                                                                 1551 literals
21 levels
           10 max fanin
                                   15 max fanout
                                                          Cell Information
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                                      PSEUDO REG
                                                      0)
                                                                                       (ncount
83: area
                                   cb clk 32 1
                                                (ncount
                                                                    480)
                                                          6: area
cb_mode_block (ncount
                                                          cs_ao12n03c_sl (ncount 6: area
                        1 : area
                                   70)
                       cs_ao22n03c_sl (ncount
                                               16: area
cs_invvn01c_sl (ncount 227 : area
                                                          cs_nnd2n02c_sl (ncount 211 : area
                                  454)
                       cs_nnd3n02c_sl (ncount 27 : area
                                                          108)
cs_nnd4n03c_sl (ncount
                        8: area
                                   40)
                                                          cs_nor2n02c_sl (ncount 13: area ...
                       cs_nor3n03c_sl (ncount
                                               2: area
cs_oa21n03c_sl (ncount
                                   15)
                                                          cs_oa22n03c_sl (ncount
                        3: area
                                                                                   1: area
6)
                       cs_xbn2n01b_sl (ncount
                                                1: area
                                                           8)
cs_xbo2n01b_sl (ncount
                        1 : area
                                                          Total Area = 1989 (Comb = 1439:
                            > write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint
Non-Comb = 550)
0019]:<End.....New Endpoint Report.
                                        Sun Apr 18 21:54:26 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                           EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                       Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 2 Cause of Slack
                                           Abbreviation Comparison/Description -----
----- Slack Continuation
                                                   SIkCont
                                                              Slack due to a point downstream on
path Required Arrival Time
                              RAT
                                         (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                                ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
                   ClkGSet
                              ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                   ClkGHld
                                                               ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                              CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                        Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                        Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
ClockPulseWidth
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIkPW
```

```
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                  ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
       Slack discontinuity due to failed test
                               Num/
                              Delay/ Failed Test/ Test PinName
LimitedAT/
                                    P Func T.Adj NetName
F Phase AT Slack Slew CL FO Cell
                                  ......
eu_dsbl_aftr.reg_n.lat_0/DELAY_ELEMENT/OUT
                                 F C3+R 2133 -812
                                                  0 27 1 AND
    0 DELAY ----> eu_dsbl_aftr.reg_n.lat_0/DELAY_ELEMENT/IN1
                                                  R C3+R 2181
                        AND
                             -48 a ----> eu_dsbl_aftr.reg_n.lat_0/a
-812 132 16 1 AND
       2181 -812 132 16 1 PSEUDO_REG PSEUDO_REG 0 a ---->
R C3+R
                     R C3+R 2181 -812 132 16 1 cs_invvn01c_sl
C2874/y
                                            F C3+R 2103 -812
F
C3+R 2103 -812 109 16 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1013 ---->
                      R C3+R 2033 -812 156 17 1 cs_nnd2n02c_sl
C2856/b
                                             R C3+R 2033 -812 156
cs nnd2n02c sl 70 N522 ---->{b} C2833/y
F
                                F C3+R 1945 -812 86 233 14
87 N1290 ----> C2800/y
cs_invvn01c_sl cs_invvn01c_sl 0 N1290 ---> C2800/a
                                                           RC3+R
                               cs_invvn01c_sl 63 N1648 ---->{c} C2779/y
1882 -812 156 57 1 cs_invvn01c_sl
      1882 -812 156 57 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1648 ---->
R C3+R
                      F C3+R 1795 -812 109 22 1 cs_nnd2n02c_sl
C2779/a
                                               F C3+R 1795 -812
cs nnd2n02c sl 87 NET803 ---->{d} C2759/y
1724 -812 132 1084 7 cs_nnd2n02c_sl cs_nnd2n02c_sl 71
dcd_succ_last_t1 ---> C2744/v
                                      R C3+R 1724 -812 132 1084 7
cs_invvn01c_sl cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
      1646 -812 109 277 4 cs_invvn01c_sl cs_invvn01c_sl 78 N675 ---->{e}
FC3+R
                     F C3+R 1646 -812 109 277 4 cs_nnd2n02c_sl
C2738/v
cs nnd2n02c sl 0 N675 ----> C2738/b
                                            R C3+R
                                                    1578 -812 132
                cs_nnd2n02c_sl 67 N1098 ----> C2734rwr/y
1227 4 cs_nnd2n02c_sl
       1578 -812 132 1227 4 cs_invvn01c_sl cs_invvn01c_sl
                                                   0 N1098 ---->
R C3+R
                              1506 -812 86 256 1 cs_invvn01c_sl
                       FC3+R
C2734rwr/a
cs invvn01c_sl 72 N1097 ----> C2728rwr/y
                                              F C3+R 1506 -812
                                                              86
1443 -812 156 78 2 cs_invvn01c_sl cs_invvn01c_sl 63 N1692 ---->{f}
                             1443 -812 156 78 2 cs_nnd2n02c_sl
                       R C3+R
C2725rwr/v
1350 -812 132
                                              FC3+R
162 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 93 N1479 ---->{g} C2721rwr/y
      1253 -812 295 90 2 cs_nnd3n02c_sl
                       R C3+R
C2721rwr/b
cs_nnd3n02c_sl 97 N1497 ---->{h} C2709rwr/y
                                               R C3+R
                                                      1253 -812
295 90 2 cs_nor3n03c_sl cs_nor3n03c_sl 0 N1497 ---> C2709rwr/a
F C3+R 1102 -812 132 29 1 cs_nor3n03c_sl cs_nor3n03c_sl 151 N1986 ---->{i}
                       FC3+R 1102 -812 132 29 1 cs_nnd3n02c_sl
C2677rwr/y
                                              R C3+R
           0 N1986 ----> C2677rwr/c
                                                     1019 -812
cs nnd3n02c sl
208 33 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 83 N1719 ---->{j} C2599rwr_0/y
      R C3+R
                       F C3+R 907 -812 109 17 1 cs_nor2n02c_sl
C2599rwr 0/a
cs_nor2n02c_sl 112 N1942 ---->{k} C2349rwr_0_0_0/y
                                               F C3+R 907 -812
        R C3+R 832 -812 156 17 1 cs_nnd2n02c_sl
                                                cs_nnd2n02c_sl 75
```

TRAILING EDGE) ClockSeparation

CIKSep (CLOCK1 ARRIVAL TIME + CLOCK

```
cs nnd2n02c sl 0 N288 ----> C2339/a
                                             FC3+R
                                                    744 -812 109
C2187/a
                       R C3+R
                               673 -812 132 32 2 cs_nnd2n02c_sl
cs_nnd2n02c_sl 71 N29 ----> C2020/v
                                             R C3+R 673 -812 132
F
      557 -812 424 17 1 cs_invvn01c_sl cs_invvn01c_sl 116 du_iu_hold_aa_req
----> du_iu_hold_aa_req
                         F C3+R 557 -812 424 17 1 PI
0 du_iu_hold_aa_req
-------
------ 2 eu_frc_milli.reg_n.lat_0/BASE_REG/a F C3+R 2133 -812

      27 1 cl_invvn
      05d cl_invvn05d
      39 DELAY Setup
      eu_frc_milli.reg

      F C3-
      160
      60 238 14 cl_invvn
      05d
      1200 c1 ---->

      eu_frc_milli.reg_n.lat_0/DELAY_ELEMENT/OUT
      F C3+R
      2133 -812

              05d cl_invvn05d 39 DELAY Setup eu_frc_milli.reg_n.lat_0/BASE_REG/c1
                                                   0 27 1 AND
    0 DELAY ----> eu_frc_milli.reg_n.lat_0/DELAY_ELEMENT/IN1 R C3+R 2181 -812
                    AND -48 a ----> eu_frc_milli.reg_n.lat_0/a
132 16 1 AND
                                                            R C3+R
2181 -812 132 16 1 PSEUDO_REG PSEUDO_REG 0 a ----> C2875/y
R C3+R 2181 -812 132 16 1 cs_invvn01c_sl cs_invvn01c_sl 0 N101 ---->
C2875/a
                       F C3+R 2103 -812 109 16 1 cs_invvn01c sl
cs_invvn01c_sl 78 N994 ---->{a} C2857/y...
                                             F C3+R 2103 -812 109
C3+R 2033 -812 156 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 70 N505---->{b}
                      R C3+R 2033 -812 156 17 1 cs_nnd2n02c_sl
C2834/v
FC3+R 1945 -812 86
F C3+R 1945 -812 86 233 14 cs_invvn01c_sl cs_invvn01c_sl 0 N1290 ----> C2800/a R C3+R 1882 -812 156 57 1 cs_invvn01c_sl
cs_invvn01c_sl 63 N1648 ---->{c} C2779/y
                                 .
                                              R C3+R 1882 -812 156
F C3+R 1795 -812 109 22 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 87 NET803 ---->{d}
C2759/v
                      F C3+R 1795 -812 109 22 1 cs nnd2n02c sl
R C3+R 1724 -812
nnd2n02c_sl 71 dcd_succ_last_t1 ----> C2744/y R C3+R 1 132 1084 7 cs_invvn01c_sl cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                  R C3+R 1724 -812
F C3+R 1646 -812 109 277 4 cs_invvn01c_sl cs_invvn01c_sl 78 N675 ---->{e}
                     F C3+R 1646 -812 109 277 4 cs_nnd2n02c_sl
R C3+R
                                                    1578 -812 132
R C3+R
C2734rwr/a
cs_invvn01c_sl 72 N1097 ----> C2728rwr/y
                                              F C3+R 1506 -812
R C3+R 1443 -812 156 78 2 cs_invvn01c_sl cs_invvn01c_sl 63 N1692 ---->{f}
C2725rwr/v
                       R C3+R 1443 -812 156 78 2 cs_nnd2n02c_sl
F C3+R 1350 -812
162 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 93 N1479 ---->{g} C2721rwr/y
F C3+R 1350 -812 132 162 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 0 N1479---->
C2721rwr/b
                       R C3+R
                              1253 -812 295 90 2 cs_nnd3n02c_sl
cs_nnd3n02c_sl 97 N1497 ---->{h} C2709rwr/v
                                               R C3+R
                                                      1253 -812
F C3+R 1102 -812 132 29 1 cs_nor3n03c_sl cs_nor3n03c_sl 151 N1986 ---->{i} C2677rwr/y F C3+R 1102 -812 132 29 1 cs_nnd3n02c_sl
R C3+R
                                                     1019 -812
208 33 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 83 N1719 ---->{i} C2599rwr_0/y
```

R C3+R

832 -812 156 17 1 cs_nnd2n02c sl

N288 ---->{I} C2339/v

```
208
                              33 2 cs nor2n02c si
                                                         cs nor2n02c_sl
                                                                           0 N1719 ---->
R C3+R
          1019 -812
                                                          109 17 1 cs_nor2n02c_sl
                                   FC3+R
                                              907 -812
C2599rwr_0/a
                                                                       FC3+R
                                                                                   907 -812
cs_nor2n02c_sl 112 N1942 ---->{k} C2349rwr_0_0_0/y
                                 cs_nnd2n02c_sl
                                                  0 N1942 ---> C2349rwr_0_0_0/a
     17 1 cs_nnd2n02c_sl
                             17 1 cs nnd2n02c sl
                                                         cs_nnd2n02c_sl
                                                                         75 N288 ---->{I}
RC3+R
           832 -812
                       156
                                                              17 1 cs_nnd2n02c_sl
                                            832 -812
                                                        156
C2339/v
                                R C3+R
                                                                 FC3+R
                                                                           744 -812
                                                                                        109
cs_nnd2n02c_sl
                 0 N288 ---->
                               C2339/a
                           cs_nnd2n02c_sl 87 NET690 ---->{m} C2187/y
17 1 cs_nnd2n02c_sl
FC3+R
           744 -812
                       109
                             17 1 cs_nnd2n02c_sl
                                                         cs nnd2n02c sl
                                                                           0 NET690 ---->
                                 R C3+R
                                            673 -812
                                                        132
                                                              32 2 cs nnd2n02c sl
C2187/a
                                                                           673 -812
                                                                RC3+R
                                                                                        132
cs nnd2n02c_sl
                 71 N29 ---->
                               C2020/y
                             557 -812
                                         424
                                               17 1 cs_invvn01c_sl
                                                                          cs_invvn01c_sl 116
                 FC3+R
du_iu_hold_aa_req ----> du_iu_hold_aa_req
                                                             FC3+R
                                                                        557 -812
                                                                                    424
                        0 du iu hold_aa_req
1 PI
                             > report area Design: /IDCDSUC - Area: 4502.641602, Area(Weight):
                       > cputime Used 14.86 cpu seconds or 00:00:15 wall time, used 0 bytes or 0
1284.131592
               > gbfo_tune_gain -target_frac 1.0 -gain_incr 0.03 -gain_de... Tune Gain
                                                                                 Area: before
bvte.
                                   Slack : before -812.2559 after -680.5689 (16.21 %) Cell : before
4502.64 after 4352.61 (3.33 %)
                                                  > gbfo_tune_gain -target_frac 0.95 -gain_incr
787 after 787 (0.00 %)
                       Time: 46.970000
0.05 -gain_d... C2734rwr new rep load 319.6 greater than max 300.2: set to max: FREEZE SIZEUP
C2738 new rep load 101.9 greater than max 96.3: set to max: FREEZE SIZEUP C2721rwr new rep load
62.36 greater than max 61.93: set to max: FREEZE SIZEUP C2709rwr new rep load 43.54 greater than
max 42.11: set to max: FREEZE SIZEUP C2550 new rep load 42.06 greater than max 39.67: set to
max: FREEZE SIZEUP C2906 new rep load 69.02 greater than max 64.9: set to max: FREEZE SIZEUP
                                                         Slack : before -680.5689 after -446.0240
Tune Gain Area: before 4352.61 after 4474.51 (-2.80 %)
           Cell: before 787 after 787 (0.00 %)
                                               Time: 20.930000
                                                                          > cpr_eval
                                                                      Area: before 4474.51 after
> resize -examine 5 -trace 10 -local -mincut -inc -sequent... resize
                       4474.51 (0.00 %)
           Time: 1.780000
                                        > load update -invalidate
                                                                           > swap pins
(0.00\%)
-examine 5 -est -ana 10000 -exe 1000 -per 10 -... [load_update]: Number of pin load calculations: 57353
since last stats [load_update]: Number of pin weight calculations: 0 since last stats [SWAP-8603]:
Swapping pins (mode=BACK) for: IDESIGN:/IDCDSUC Note: Swapped 16 pins on 8 cells in 1 Passes.
           Area: before 4474.51 after 4475.36 (-0.02 %)
                                                          Slack: before -446.0240 after -441.6489
swap
                                               Time: 2.560000
                                                                          > reset timing_area
            Cell: before 787 after 787 (0.00%)
(0.98\%)
                                   > cputime { tgfs_rewire -tech -$rwr_effort }
> tafs_redund -effort 50
                                               Area: before 4475.36 after 4531.42 (-1.25 %)
tafs rewire -tech -medium tafs rewiring
Slack: before -441.6489 after -441.6489 (0.00 %) Cell: before 787 after 787 (0.00 %)
14.330000 Used 17.42 cpu seconds or 00:00:18 wall time, used 0 bytes or 0 byte.
1 slack -419.7 Net clkq:clkq has cap violation 1.032, load
1.08, load 152.2, limit 141, multiplier
                          1 slack 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5,
145.5. limit 141. multiplier
                      1 slack 1.134e+38 INet du_iu_store_status(2):a has transition violation 1.099,
limit 141, multiplier
           1 RISE: transition 500, limit 455; FALL: transition 500, limit 455 INet
eu_iu_srlz_op_encode(11):a has transition violation 1.099, multiplier
                                                                 1 RISE: transition
                     500, limit 455 INet dcd succ last_t1:y has cap violation 1.078, load 1079,
455; FALL: transition
                      1 slack -441.6 INet frc_blk_1cyc_q:l2_out_n has cap violation 1.097, load
limit 1001, multiplier
                            1 slack -198.7 INet N22:y has cap violation 1.204, load 1205, limit
270.9, limit 247, multiplier
                 1 slack 614.7 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier
1001, multiplier
                         1 slack 616.3 INet N1098:y has cap violation 1.26, load 1261, limit 1001,
0. limit 1001, multiplier
            1 slack -441.6 INet gbfonet_2:y has cap violation 1.218, load 1219, limit 1001, multiplier
1 slack 28.61 INet gbfonet_15:y has cap violation 1.169, load 1170, limit 1001, multiplier
343.9 INet abfonet 16:y has cap violation 1.108, load 1109, limit 1001, multiplier
                                                                               1 slack 477.9
IDesign IDCDSUC has 14 violations
                                            > write end point_report -points 3
[ET-0018]:>Begin...New EndPoint Report
                                             for file /tmp/end_point_report..147522.
```

```
[ET-0019]:<End.....New Endpoint Report.
                                 Sun Apr 18 21:56:11 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                    EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                          Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 3 Cause of Slack
                                 Abbreviation Comparison/Description ------
----- Slack Continuation
                                       SlkCont
                                                Slack due to a point downstream on
path Required Arrival Time
                      RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
              CIKGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold ClkGHld
                                               ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                            CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                    Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST) Hold
                                                                    Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
         ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
ClockPulseWidth
                   ClkPW
                           ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE ) ClockSeparation
                                 ClkSep
                                        ( CLOCK1 ARRIVAL TIME + CLOCK
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                        ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
ATLimit
        Slack discontinuity due to failed test
                                    Num/
LimitedAT/
                                  Delay/ Failed Test/ Test PinName
E Phase AT Slack Slew CL FO Cell
                                    P Func T.Adj NetName
                                       .....
_____
                                             F C3+R
----- 1 dcd succ last
                                                     1321 -442
                                                               81 1079 7
                  0 dcd_succ_last_t1 RAT
                                                                   879
0 ----> C2744/y
                                       1321 -442 81 1079 7 cs_invvn01c_sl
                               F C3+R
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                          R C3+R
-442 121 301 4 cs_invvn01c_sl cs_invvn01c_sl 54 N675 ---->{a} C2738/y
R C3+R 1266 -442 121 301 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 --->
                         FC3+R
                                 1198 -442
                                            79 1261 4 cs_nnd2n02c_sl
C2738/b
cs_nnd2n02c_sl 68 N1098 ----> C2734rwr/y
                                                    FC3+R
                                                            1198 -442
        R C3+R 1151
     87 306 1 cs_invvn01c_sl
                           cs_invvn01c_sl 47 N1097 ----> C2728rwr/y
        1151 -442 87 306 1 cs invvn01c sl
R C3+R
                                            cs invvn01c sl 0 N1097 ---->
                                 1107 -442 70 165 2 cs_invvn01c_sl
                         FC3+R
C2728rwr/a
cs_invvn01c_sl 44 N1692 ---->{b} C2725rwr/y
                                                    F C3+R 1107 -442
                                                                       70
1060 -442 140 161 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 46 N1479 ---->{c}
R C3+R
C2721rwr/v
                          R C3+R
                                  1060 -442 140 161 2 cs nnd3n02c sl
FC3+R
                                                            980 -442
                                                                      100
65 1 cs_nnd3n02c_sl cs_nnd3n02c_sl 81 N1858 ---->{d} C2550/y
FC3+R
        980 -442 100 65 1 cs_ao22n03c_sl
                                            C2550/a2
                          R C3+R
                                  935 -442 86 48 1 cs_ao22n03c_sl
cs_ao22n03c_sl 44 N1437 ---> C2427rwr/y
                                                    R C3+R
                                                            935 -442
                                                                       86
                48 1 cs_invvn01c_sl
                                                                        F
                 893 -442
C3+R
        893 -442 62 32 1.cs invvn01c sl
                                        cs invvn01c sl 0 N1717 ---->
FC3+R
                         R C3+R
                                  858 -442 80 87 3 cs_invvn01c_sl
C1982/a
cs_invvn01c_sl 35 op_cmp_raw ----> op_cmp_raw
                                                         R C3+R
                                                                 858 -442
80 87 3 PI
                         0 op_cmp_raw
                2 dcd_succ_last
                                            R C3+R 1353 -424
                                                              123 1079 7
                   0 dcd_succ_last_t1 RAT
                                                                   929
                               R C3+R 1353 -424 123 1079 7 cs_invvn01c_sl
0 ----> C2744/v
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                          FC3+R
-424 85 301 4 cs_invvn01c_sl cs_invvn01c_sl 67 N675 ---->{a} C2738/y
```

```
cs nnd2n02c sl 0 N675 ---->
FC3+R
      1286 -424 85 301 4 cs_nnd2n02c_sl
                      R C3+R
                            1234 -424 120 1261 4 cs_nnd2n02c_sl
C2738/b
cs nnd2n02c_sl 52 N1098 ---> C2734rwr/y
                                             R C3+R
                                                     1234 -424
0 N1098 ----> C2734rwr/a
      1175 -424 59 306 1 cs_invvn01c_sl
                                      cs_invvn01c_sl 59 N1097 ---->
FC3+R
                             1175 -424 59 306 1 cs_invvn01c_sl
                     F C3+R
C2728rwr/v
1139 -424
                                                             101
                                            R C3+R
                     1139 -424 101 165 2 cs_nnd2n02c_sl
              R C3+R
                                                    1084 -424
                                                              98
FC3+R
1017 -424
cs nnd3n02c_sl 67 N1497 ---->{d} C2709rwr/y
                                              R C3+R
0 N1497 ----> C2709rwr/b
                                  cs_nor3n03c_sl 101 N1781
                                  916 -424 97 80 2 cs_nnd4n03c_sl
                          F C3+R
---->{e} C2885/y
                                            R C3+R 850 -424 224
cs nnd4n03c sl 0 N1781 ----> C2885/c
R C3+R 850 -424 224 52 1 cs_oa21n03c_sl cs_oa21n03c_sl 0 N1999 ---->
                     F C3+R 749 -424 57 19 1 cs_oa21n03c_sl
C2889/b
cs_oa21n03c_sl 101 N2000 ----> C2890rwr/y
                                             F C3+R 749 -424
                                                              57
19 1 cs invvn01c sl cs_invvn01c_sl 0 N2000 ----> C2890rwr/a
                                                              R
      716 -424 91 20 1 cs_invvn01c_sl cs_invvn01c_sl 33 N2005 ---->{g}
C3+R
                      R C3+R 716 -424 91 20 1 cs_nnd2n02c_sl
C2891rwr/y
F C3+R
                                                    670 -424
C2077/a
                                              R C3+R 637 -424
cs invvn01c sl 33 ig empty ----> ig_empty
                      0 iq_empty
116 137 3 PI
                                             F C3+R 1729 -408
----- 3 slow_mode_blk.reg_n.lat_0/BASE_REG/a
              05d cl_invvn05d 39 DELAY Setup
0 29 1 cl_invvn
slow_mode_blk.reg_n.lat_0/BASE_REG/c1 F C3- 160
                                              60 238 14 cl_invvn
     1200 c1 ----> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT F C3+R 1729
     0 29 1 AND
                       AND
                             0 DELAY ---->
-408
slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 R C3+R 1777 -408 105 16 1 AND
AND -48 a ----> slow_mode_blk.reg_n.lat_0/a
                                  R C3+R 1777 -408 105 16
1 PSEUDO_REG PSEUDO_REG 0 a ---->{a} C2841/y
1777 -408 105 16 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N95 ----> C2841/a
                                                           RC3+R
F C3+R 1725 -408 75 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N935 ---->{b}
                                              R C3+R 1681 -408
  cs nnd2n02c sl 0 N935 ----> C2821/b
                    cs_nnd2n02c_sl 45 N512 ---->{c} C2798/y
107 17 1 cs_nnd2n02c_sl
R C3+R 1681 -408 107 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N512 ---->
                             1624 -408 89 35 2 cs_nnd2n02c_sl
C2798/a
                      FC3+R
                                             F C3+R 1624 -408
cs nnd2n02c_sl 57 N1527 ----> C2778/y
35 2 cs_invvn01c_sl cs_invvn01c_sl
                            0 N1527 ----> C2778/a
                                                              R
C3+R 1554 -408 192 67 4 cs_invvn01c_sl cs_invvn01c_sl 70 N931 ---->{d}
                      R C3+R 1554 -408 192 67 4 cs_nnd2n02c_sl
C2754/v
F C3+R
                                                  1445 -408
                                                            101
F C3+R 1445 -408 101 86 5 cs_invvn01c_sl cs_invvn01c_sl 0 N1555 ---->
                      R C3+R 1378 -408 117 23 1 cs_invvn01c_sl
C2588/a
                                             R C3+R 1378 -408 117
cs_invvn01c_sl 67 N1730 ---->{e} C2554/y
```

```
1313 -408
                                                    77 84 5 cs_invvn01c_sl
C2464/y
                              FC3+R
                                                            R C3+R
                                                                     1261 -408
                                                                                 120
               0 N1652 ----> C2464/a
cs invvn01c sl
                                       52 N1749 ---->{f} C2412/y
                                                                                     R
30 1 cs invvn01c sl
                        cs invvn01c sl
C3+R
       1261 -408
                    120 30 1 cs_nnd3n02c_sl
                                                   C2412/a
                              FC3+R
                                        1211 -408
                                                   56 27 1 cs_nnd3n02c_sl
cs_nnd3n02c_sl 50 N1713 ---> C1954/y
                                                             FC3+R
                                                                       1211 -408
                                                                                   56
                        cs_invvn01c_sl
                                        0 N1713 ----> C1954/a
                                                                                    R
27 1 cs_invvn01c_sl
                   175 45 2 cs_invvn01c_sl cs_invvn01c_sl 40 br_wrong_targ ---->
       1171 -408
                                          1171 -408 175 45 2 PI
                                R C3+R
br_wrong_targ
0 br wrong targ
                          > gbfo_tune_gain -target_frac 0.97 -gain_incr 0.05 -gain_d... C2734rwr
new rep load 313.2 greater than max 300.2: set to max: FREEZE SIZEUP C2738 new rep load 99.96
greater than max 96.3: set to max: FREEZE SIZEUP C2909 new rep load 98.53 greater than max
96.3: set to max: FREEZE SIZEUP C2721rwr new rep load 64.15 greater than max 61.93: set to max:
FREEZE SIZEUP C2917 new rep load 99.33 greater than max 96.3: set to max: FREEZE SIZEUP
Tune Gain Area: before 4531.42 after 4432.62 (2.18 %)
                                                      Slack: before -441.6489 after -433.9434
          Cell: before 787 after 787 (0.00 %) Time: 12.060000
                                                                    for file
write end point report -points 3 [ET-0018]:>Begin...New EndPoint Report
/tmp/end_point_report..147522. [ET-0019].<End.....New Endpoint Report. Sun Apr 18 21:56:25
1999 Part: IDCDSUC Mode: Late Mode / Nominal
                                                     EDA EinsTimer EndPoint Report
                                                  Max. Slack: 1.13427E+38 Sort Field: Slack
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                       Abbreviation Comparison/Description -----
Max. Endpoints: 3 Cause of Slack
                                                         Slack due to a point downstream on
----- Slack Continuation
                                               SlkCont
                                     ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                            RAT
                           ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Required Arrival Time AssrtRAT
                            ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                 ClkGSet
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                               ClkGHld
                                                          ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                        CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                 Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                 Hold
(DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST) EndOfCycle
          ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
                                ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockPulseWidth
                      ClkPW
                                                 ( CLOCK1 ARRIVAL TIME + CLOCK
TRAILING EDGE ) ClockSeparation
                                       ClkSep
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                   ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
          Slack discontinuity due to failed test
                                           Num/
ATLimit
                                        Delay/ Failed Test/ Test PinName
LimitedAT/
         AT Slack Slew CL FO Cell
                                                P Func T.Adj NetName
E Phase
                                                     FC3+R
                                                               1313 -434
                                                                            81 1078 7
                    1 dcd succ last
                      0 dcd_succ_last_t1 RAT
                                                                                879
PO
                                               1313 -434
                                                            81 1078 7 cs_invvn01c_sl
                                     FC3+R
0 ----> C2744/v
                0 dcd_succ_last_t1 ---> C2744/a
                                                                     R C3+R
cs invvn01c sl
-434 121 301 4 cs_invvn01c_sl cs_invvn01c_sl 54 N675 ---->{a} C2738/y
                                                     cs nnd2n02c sl
          1259 -434 121 301 4 cs_nnd2n02c_sl
                                                                      0 N675 ---->
R C3+R
C2738/b
                              FC3+R
                                        1191 -434
                                                     79 1260 4 cs_nnd2n02c_sl
                                                              FC3+R
cs_nnd2n02c_sl
               68 N1098 ----> C2734rwr/y
                                                                        1191 -434
                                                                                     79
                                          0 N1098 ----> C2734rwr/a
1260 4 cs invvn01c sl
                       cs_invvn01c_sl
R C3+R
          1143 -434
                       87 306 1 cs_invvn01c_sl
                                                    cs_invvn01c_sl 47 N1097 ---->
                               R C3+R
                                         1143 -434 87 306 1 cs_invvn01c_sl
C2728rwr/y
                0 N1097 ----> C2728rwr/a
                                                             FC3+R
                                                                       1099 -434
                                                                                    70
cs invvn01c sl
                      cs_invvn01c_sl 44 N1692 ---->{b} C2725rwr/y
165 2 cs_invvn01c_sl
```

77

1313 -408

FC3+R

84 5 cs nnd2n02c sl

cs nnd2n02c sl 66 N1652 ---->

```
1099 -434 70 165 2 cs_nnd2n02c_si
FC3+R
C2725rwr/a
                          R C3+R 1053 -434 133 157 2 cs_nnd3n02c_sl
79 ---->{c} C2721rwr/y
FC3+R
                                               979 -434
979 -434
F C3+R
                          943 -434 81 125 3 cs_nnd2n02c_sl
                   R C3+R
C2338/a
                                                       81
                                        R C3+R 943 -434
cs nnd2n02c_sl 36 N1119 ----> C2905/y
125 3 cs invvn01c sl cs_invvn01c_sl 0 N1119 ----> C2905/a
                                                        F
     903 -434 68 92 1 cs_invvn01c_sl cs_invvn01c_sl 41 N2010 ---->{e}
C3+R
                  F C3+R 903 -434 68 92 1 cs_nor2n02c_sl
C2906/v
                                       R C3+R
74 1 cs_nor2n02c_sl cs_nor2n02c_sl 35 dcd_blk_dsucc ----> dcd_blk_dsucc
      868 -434 80 74 1 PI 0 dcd_blk_dsucc
R C3+R
----- 2 slow_mode_blk.reg_n.lat_0/BASE_REG/a F C3+R 1741 -421
0 29 1 cl invvn 05d cl invvn05d 39 DELAY Setup
                                 160 60 238 14 cl_invvn
slow_mode_blk.reg_n.lat_0/BASE_REG/c1 F C3-
05d 1200 c1 ----> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT F C3+R 1741
    0 29 1 AND AND 0 DELAY ---->
slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 R C3+R 1789 -421 105 16 1 AND
                              R C3+R 1789 -421 105 16
    -48 a ----> slow_mode_blk.reg_n.lat_0/a
                                                     R C3+R
1 PSEUDO REG PSEUDO_REG 0 a ---->{a} C2841/y
                         1789 -421 105 16 1 cs_nnd2n02c_sl
F C3+R 1738 -421 75 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N935 ---->{b} C2821/y F C3+R 1738 -421 75 17 1 cs_nnd2n02c_sl
                                       R C3+R 1693 -421
17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 45 N512 ---->{c} C2798/y
     R C3+R
                   F C3+R 1636 -421 92 35 2 cs_nnd2n02c_sl
C2798/a
                                        FC3+R 1636 -421
                                                       92
cs nnd2n02c sl 57 N1527 ---> C2778/y
R
C3+R 1563 -421 198 67 4 cs_invvn01c_sl cs_invvn01c_sl 72 N931 ---->{d}
C2754/y R C3+R 1563 -421 198 67 4 cs_nnd2n02c_sl
                                      F C3+R 1450 -421
R C3+R
R C3+R 1381 -421 120 23 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1730 ---->
                         1313 -421 79 84 5 cs_nnd2n02c_sl
                   FC3+R
C2554/b
cs_nnd2n02c_sl 68 N1652 ----> C2464/y
                                        FC3+R 1313 -421
                                                       79
                                                        R
C3+R 1260 -421 120 29 1 cs_invvn01c_sl cs_invvn01c_sl 53 N1749
                      R C3+R 1260 -421 120 29 1 cs_nnd3n02c_sl
---->{f} C2412/y
                                        F C3+R 1210 -421
F C3+R 1210 -421
                    R C3+R 1171 -421 175 46 2 cs_invvn01c_sl
cs_invvn01c_sl 39 br_wrong_targ ---> br_wrong_targ
                                             R C3+R
-421 175 46 2 Pl 0 br_wrong_targ
                                   R C3+R 1349 -420 123 1078 7
----- 3 dcd succ last
PO 0 dcd_succ_last_t1 RAT 0 ----> C2744/y R C3±R
                                                     929
                        R C3+R 1349 -420 123 1078 7 cs_invvn01c_sl
cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                             F C3+R 1282
```

```
-420
       85 301 4 cs_invvn01c_sl
                                      cs_invvn01c sl
                                                     67 N675 ---->{a} C2738/y
FC3+R
          1282 -420
                      85 301 4 cs_nnd2n02c sl
                                                       C2738/b
                               R C3+R
                                          1230 -420
                                                      120 1260 4 cs nnd2n02c sl
cs_nnd2n02c_sl
                 52 N1098 ---->
                               C2734rwr/v
                                                                RC3+R
                                                                          1230 -420
120 1260 4 cs_invvn01c sl
                                cs_invvn01c_si
                                                0 N1098 ----> C2734rwr/a
F C3+R
          1171 -420
                       59 306 1 cs_invvn01c_sl
                                                      cs_invvn01c_sl 59 N1097 ---->
C2728rwr/y
                                FC3+R
                                          1171
                                                -420
                                                       59 306 1 cs_invvn01c sl
cs_invvn01c_sl
                0 N1097 ---->
                             C2728rwr/a
                                                                         1135 -420
                                                               R C3+R
                                                                                     101
165 2 cs_invvn01c_sl
                          cs_invvn01c_sl
                                          36 N1692 ---->{b} C2725rwr/y
R C3+R
          1135 -420
                       101 165 2 cs_nnd2n02c sl
                                                       cs_nnd2n02c_sl
                                                                        0 N1692 ---->
C2725rwr/a
                                FC3+R
                                          1081 -420
                                                       93 157 2 cs_nnd2n02c_sl
cs_nnd2n02c_sl 54 N1479 ---->{c} C2721rwr/v
                                                                FC3+R
                                                                          1081 -420
                          -cs_nnd3n02c_sl
93--157-2-cs_nnd3n02c-sl
                                               0 N1479 ----> C2721rwr/a
->{d} C2709rwr/v
                                     R C3+R
                                               1015 -420 214 120 2 cs_nor3n03c_sl
cs_nor3n03c sl
                0 N1497 ----> C2709rwr/a
                                                               FC3+R
                                                                         920 -420
                                                                                     59
51 1 cs_nor3n03c_sl
                         cs_nor3n03c_sl 95 N1986 ---->{e} C2677rwr_0/y
FC3+R
          920 -420
                       59
                          51 1 cs_nnd2n02c_sl
                                                     cs_nnd2n02c_sl
                                                                      0 N1986 ---->
C2677rwr 0/b
                                 RC3+R
                                            887
                                                 -420
                                                        90 97 2 cs_nnd2n02c_sl
cs_nnd2n02c_sl 33 N1094 ---->{f} C2909/y
                                                               R C3+R
                                                                         887 -420
97 2 cs_nnd2n02c_sl
                          cs_nnd2n02c_sl
                                           0 N1094 ---> C2909/b
FC3+R
          835 -420
                      80 90 1 cs_nnd2n02c_sl
                                                  cs_nnd2n02c sl 52 dcd mcr41 blk
----> dcd_mcr41_blk
                                       FC3+R
                                                  835 -420 80 90 1 PI
0 dcd_mcr41_blk
cap violation 1.032, load 145.5, limit 141, multiplier
                                                1 slack 1.134e+38 INet clkg2:clkg2 has cap
violation 1.032, load 145.5, limit 141, multiplier
                                            1 slack 1.134e+38 INet du_iu_store_status(2):a
has transition violation 1.099, multiplier 1 RISE: transition 500, limit 455; FALL: transition 500,
limit 455 Net eu_iu_srlz_op_encode(11):a has transition violation 1.099, multiplier
                                                                           1 RISE:
transition 500, limit 455; FALL: transition 500, limit 455 INet dcd_succ_last_t1:y has cap violation
1.077, load 1078, limit 1001, multiplier
                                    1 slack -433.9 INet frc_blk_1cyc_q:l2_out_n has cap
violation 1.008, load 248.9, limit 247, multiplier 1 slack -224.9 INet N22:y has cap violation 1.204,
load 1205, limit 1001, multiplier
                               1 slack 604.5 INet N26:y has cap violation 1.216, load 1218,
limit 1001, multiplier
                     1 slack 370.7 INet N36:y has cap violation 1.179, load 1180, limit 1001.
           1 slack 606.1 INet N1098:y has cap violation 1.258, load 1260, limit 1001, multiplier
1 slack -433.9 INet gbfonet_2:y has cap violation 1.218, load 1219, limit 1001, multiplier
27.29 INet gbfonet_15:y has cap violation 1.169, load 1170, limit 1001, multiplier
INet gbfonet_16:y has cap violation 1.108, load 1109, limit 1001, multiplier
                                                                    1 slack 477.9 IDesign
IDCDSUC has 13 violations
                                  > report_gain_violations -min 1.0 -max 10.0
------ Gain Violation Report for design IDCDSUC
----- Type
                                            Gain
                                                                  Cell Name
Design ----- Max
                                            10.196948 C2194
                                                                  cs_invvn01c_sl Min
0.672053
           C2894
                      cs_nnd2n02c_sl Max
                                            13.197469
                                                       C2895
                                                                  cs_invvn01c_sl Max
12.994584 C2907
                      cs_invvn01c_sl Max
                                            12.966053 C2918
                                                                  cs_nor2n02c_sl Min
          C2677rwr_0 cs_nnd2n02c_sl
0.719591
                                                > trace::set -group critflow -how many
> trace::set -group trestruct -where what
                                              > tc::trestruct -sizeless -leaf flex 1.02 -gain 5
-load 5 GA_Tree: MinLoad=5.672 MaxLoad=300.341
                                                         > tc::critflow -depth 3 -xforms
 _CiType_30_31e1e638 Transform: trestruct 0.1 Options: Mode=Sizeless
                                                                   GainBuckets=5
LoadBuckets=5
                  MinInputs=2
                                 MaxInputs=1024
                                                    PartialTree=false
SingleCell=false
                  SlackThreshold=0.000
                                           LeafFlexibility=1.020 Critical Slack = -433.943
GA_Tree: Considering net: dcd_blk_dsucc GA_Tree: Considering net: N2010 GA_Tree: Considering net:
putSlack=-433.943 Area=0.000 Delta Evaluate: A=-11.954|-12.462 S=32.916|21.555 Implementing best
tree. Delta Results: Slack=-21.268 InputSlack=-21.268 Area=0.000 Restoring original tree.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below. GA_Tree:
Considering net: N892 Working on tree: 'N892' Inputs=2 A=962.086|979.016 S=93.872|65.062
```

```
Slack=-433.943 InputSlack=-433.943 Area=0.000 Delta Evaluate: A=-36.531|-30.189 S=-34.489|-18.359
Implementing best tree. Delta Results: Slack=-44.750 InputSlack=-44.750 Area=0.000 Restoring
original tree. [ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below.
GA_Tree: Considering net: N1479 Working on tree: 'N1479' Inputs=6 A=1053.450|1081.162
S=133.481|92.901 Slack=-433.943 InputSlack=-433.943 Area=0.000 Delta Evaluate: A=-12.015|5.378
S=33.067|28.576 Implementing best tree. Delta Results: Slack=-12.047 InputSlack=-12.047 Area=0.000
Restoring original tree. [ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP,
and below. GA_Tree: Considering net: N1692 Working on tree: 'N1692' Inputs=2 A=1135.031|1098.978
S=100.648|70.117 Slack=-433.943 InputSlack=-433.943 Area=0.000 Delta Evaluate:
A=-55.608|-48.063 S=-72.414|-41.996 Implementing best tree. Delta Results: Slack=-63.178
InputSlack=-63.178 Area=0.000 Restoring original tree. [ET-0112]:Deleting timing for design:
sub design, analysis mode:SLOW_CHIP, and below. GA_Tree: Considering net: N1097 GA_Tree:
Considering net: N1098 Working on tree: 'N1098' Inputs=1 A=1229.972|1190.680 S=119.887|78.756
Slack=-433.943 InputSlack=-433.943 Area=0.000 Restoring original tree. [ET-0112]:Deleting timing for
design: sub_design, analysis mode:SLOW_CHIP, and below. GA_Tree: Considering net: N675 Working
on tree: 'N675' Inputs=7 A=1258.629|1281.562 S=121.113|84.932 Slack=-433.943
InputSlack=-433.943 Area=0.000 Delta Evaluate: A=0.072|0.060 S=35.518|32.435 Implementing best
tree. Delta Results: Slack=0.092 InputSlack=0.091 Area=0.000 Restoring original tree.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below. GA_Tree:
Considering net: dcd_succ_last_t1 Working on tree: 'dcd_succ_last_t1' Inputs=1 A=1348.840|1312.943
S=123.248|80.835 Slack=-433.943 InputSlack=-433.943 Area=0.000 Restoring original tree.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below. GA_Tree:
Considering net: dcd_mcr41_blk GA_Tree: Considering net: N1094 Working on tree: 'N1094' Inputs=3
A=887.225|884.198 S=90.491|62.574 Slack=-429.858 InputSlack=-429.858 Area=0.000 Delta
Evaluate: A=0.750|0.595 S=37.597|31.491 Implementing best tree. Delta Results: Slack=0.833
InputSlack=0.833 Area=0.000 Restoring original tree. [ET-0112]:Deleting timing for design: sub_design,
analysis mode:SLOW_CHIP, and below. GA_Tree: Considering net: N1986 GA_Tree: Considering net:
N1497 Working on tree: 'N1497' Inputs=6 A=1015.222|981.022 S=213.506|99.542 Slack=-429.858
InputSlack=-429.858 Area=0.000 Delta Evaluatè: A=-23.138|-11.666 S=28.044|53.449 Implementing
best tree. Delta Results: Slack=-32.589 InputSlack=-32.588 Area=0.000 Restoring original tree.
[ET-0112]:Deleting timing for design: sub_design, analysis mode:SLOW_CHIP, and below. GA_Tree:
Considering net: op_cmp_raw Restoring original tree. [ET-0112]:Deleting timing for design: sub_design,
analysis mode:SLOW CHIP, and below. GA_Tree: Considering net: N1717 GA_Tree: Considering net:
                                                     > reset_timing_area
                                                                                     > report_drc
N1437 GA_Tree: Considering net: N1858
Checking DRC for IDesign IDCDSUC INet clkg:clkg has cap violation 1.032, load 145.5, limit 141,
            1 slack 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141,
multiplier
            1 slack 1.134e+38 INet du_iu_store_status(2):a has transition violation 1.099, multiplier
multiplier
1 RISE: transition 500, limit 455; FALL: transition 500, limit 455 INet eu_iu_srlz_op_encode(11):a
                                  1 RISE: transition 500, limit 455; FALL: transition 500, limit
nsition violation 1.099, multiplier
455 INet dcd_succ_last_t1:y has cap violation 1.077, load 1078, limit 1001, multiplier
                                                                                       1 slack
-433.9 INet frc_blk_1cyc_q:l2_out_n has cap violation 1.008, load 248.9, limit 247, multiplier
slack -203.7 INet N22:y has cap violation 1.204, load 1205, limit 1001, multiplier
                                                                                   1 slack 614.9
INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier
                                                                      1 slack 381.3 INet N36:y has
cap violation 1.179, load 1180, limit 1001, multiplier
                                                       1 slack 616.2 INet N1098:y has cap violation
                                          1 slack -433.9 INet gbfonet_2:y has cap violation 1.218,
1.258, load 1260, limit 1001, multiplier
                                   1 slack 27.29 INet gbfonet_15:y has cap violation 1.169, load
load 1219, limit 1001, multiplier
                              1 slack 349.9 INet gbfonet_16:y has cap violation 1.108, load 1109,
1170, limit 1001, multiplier
                        1 slack 478 IDesign IDCDSUC has 13 violations
                                                                                      > echo
limit 1001, multiplier
                                                             > ps -cell Design /HISVHDL/IDCDSUC
{Custom Synzilla Report} Custom Synzilla Report
                                                                          787 cells (1 AND: 0 XOR: 0
             1 instances 0 upcells
                                     122 IN ports 73 OUT ports
                                                              1008 nets (0 multiply-driven; 0 undriven)
SEQ; 0 TRI; 786 LINKED; 0 UNLINKED; 0 DC)
                                                  0 buses
                                                                          10 max fanin
2632 pins (0 inversions) 2.61 pins per net
                                                  1551 literals 21 levels
                                                              FUNC_STRAIGHT_WIRE_DESIGN
                         Cell Information
15 max fanout
                                                  PSEUDO_REG
                                                                   (ncount 83: area
                                                                                         0)
                       0)
(ncount 180: area
                                                              cb_mode_block (ncount
                                                                                        1: area
                         6: area
                                   480)
cb clk 32 1 (ncount
```

```
70)
                      cs_ao12n03c_sl (ncount 6: area
                                                       24)
cs_ao22n03c_sl (ncount 16: area
                                 96)
                                                       cs_invvn01c_sl (ncount 228 : area
456)
                      cs_nnd2n02c_sl (ncount 208 : area
                                                       624)
cs_nnd3n02c_sl (ncount 30 : area
                                 120)
                                                       cs_nnd4n03c_sl (ncount
                                                                              7: area
35)
                      cs_nor2n02c_sl (ncount 13 : area
                                                       39)
cs_nor3n03c_sl (ncount 2 : area
                                                       cs_oa21n03c_sl (ncount
                                                                              3: area
15)
                      cs_oa22n03c_sl (ncount 1 : area
                                                       6)
cs_xbn2n01b_sl (ncount 1 : area
                                 8)
                                                       cs_xbo2n01b sl (ncount
                                                                              1: area
                      Total Area = 1989 (Comb = 1439 : Non-Comb = 550)
write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
                                                                      for file
/tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
                                                                    Sun Apr 18 21:56:39
1999 Part: IDCDSUC Mode: Late Mode / Nominal
                                                       EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                    Max. Endpoints: 2 Cause of Slack
Abbreviation Comparison/Description
                            Slack due to a point downstream on path Required Arrival Time
Continuation
                 SlkCont
         ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT
RAT
(ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
                                                                            ClkGSet
DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating
           ClkGHld
                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME
+ ADJUST ) Clock Tree Pulse Width ClkTPW
                                              ( CLOCK LEADING EDGE + PULSE WIDTH <
CLOCK TRAILING EDGE ) Setup
                                           Setup
                                                     ( DATA ARRIVAL TIME + SETUP <
CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                            ( DATA ARRIVAL TIME - HOLD
                                                   Hold
EndOfC
                                                                   ( DATA ARRIVAL TIME
+ CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                                   CIkPW
                                                                              (CLOCK
 ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) LOOP
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
ALTest
Arrival Time Limiting
                                Slack discontinuity due to failed test ... ... Num/
                      ATLimit
LimitedAT/
                                         Delay/ Failed Test/ Test PinName
          AT Slack Slew CL FO Cell
E Phase
                                                 P Func T.Adj NetName
                    1 dcd_succ_last
                                                      FC3+R.
                                                                1313 -434
                                                                             81 1078 7
PO
                      0 dcd_succ_last_t1 RAT
                                                                                 879
0 ----> C2744/v
                                     FC3+R
                                               1313 -434
                                                            81 1078 7 cs invvn01c sl
cs_invvn01c_sl
                0 dcd_succ_last_t1 ----> C2744/a
                                                                      R C3+R
                                                                                1259
-434 121 301 4 cs_invvn01c_sl
                                                     54 N675 ---->{a} C2738/y
                                  cs invvn01c sl
               -434 121 301 4 cs_nnd2n02c_sl
R C3+R
         1259
                                                      cs_nnd2n02c_sl
                                                                       0 N675 ---->
C2738/b
                              FC3+R
                                        1191 -434
                                                      79 1260 4 cs nnd2n02c sl
                68 N1098 ----> C2734rwr/y
cs_nnd2n02c sl
                                                               FC3+R
                                                                         1191 -434
                                                                                      79
                           cs invvn01c_sl
1260 4 cs invvn01c sl
                                          0 N1098 ----> C2734rwr/a
RC3+R
         1143 -434
                       87 306 1 cs invvn01c sl
                                                     cs_invvn01c sl 47 N1097 ---->
C2728rwr/y
                               RC3+R
                                         1143 -434
                                                      87 306 1 cs_invvn01c_sl
                0 N1097 ----> C2728rwr/a
cs_invvn01c_sl
                                                             FC3+R
                                                                       1099 -434
                                                                                    70
165 2 cs_invvn01c_sl
                          cs_invvn01c_sl
                                         44 N1692 ---->{b} C2725rwr/y
FC3+R
         1099 -434
                       70 165 2 cs_nnd2n02c_sl
                                                      cs_nnd2n02c_sl
                                                                      0 N1692 ---->
C2725rwr/a
                               R C3+R
                                         1053 -434
                                                     133 157 2 cs_nnd2n02c sl
cs_nnd2n02c_sl 46 N1479 ---->{c} C2721rwr/y
                                                               R C3+R
                                                                         1053 -434
133 157 2 cs_nnd3n02c sl
                                                0 N1479 ----> C2721rwr/c
                                cs nnd3n02c sl
FC3+R
          979 -434
                      65
                          118 2 cs_nnd3n02c_sl
                                                     cs_nnd3n02c_sl
                                                                     74 N892 ---->{d}
C2338/v
                              FC3+R
                                        979 -434
                                                     65 118 2 cs nnd2n02c sl
cs nnd2n02c sl
                0 N892 ---> C2338/a
                                                            RC3+R
                                                                       943 -434
                                                                                   81
125 3 cs nnd2n02c sl
                          cs_nnd2n02c_si 36 N1119 ----> C2905/v
RC3+R
          943 -434
                          125 3 cs_invvn01c sl
                      81
                                                    cs invvn01c_sl
                                                                    0 N1119 ---->
C2905/a
                              FC3+R
                                        903 -434
                                                     68 92 1 cs_invvn01c_sl
cs_invvn01c_sl 41 N2010 ---->{e} C2906/y
                                                             FC3+R
                                                                        903 -434
                                                                                    68
```

```
0 N2010 ----> C2906/a
92 1 cs nor2n02c_sl
                         cs. nor2n02c_sl
                    35 dcd blk dsucc ---->
        868 -434
C3+R
                    0 dcd_blk_dsucc
                    2 slow_mode_blk.reg_n.lat_0/BASE_REG/a
                                                                 FC3+R
                                                                           1741 -421
                        05d cl invvn05d 39 DELAY Setup
0 29 1 cl invvn
slow_mode_blk.reg_n.lat_0/BASE_REG/c1
                                                               60 238 14 cl_invvn
                                            F C3-
                                                     160
        1200 c1 ---> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                                      FC3+R
05d
                                         0 DELAY ---->
-421
       0 29 1 AND
                                AND
                                                         1789 -421 105 16 1 AND
slow mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1
                                               R C3+R
                                                                  1789 -421
       -48 a ----> slow_mode_blk.reg_n.lat_0/a
                                                        R C3+R
                                                                                 R C3+R
1 PSEUDO_REG
                        PSEUDO_REG
                                        0 a ---->{a} C2841/y
1789 -421 105 16 1 cs_nnd2n02c_sl
                                           cs_nnd2n02c_sl
                                                            0 N95 ----> C2841/a
                                                     cs_nnd2n02c_sl 52 N935 ---->{b}
                      75 17 1 cs_nnd2n02c_sl
         1738 -421
FC3+R
                              FC3+R
                                        1738 -421
                                                     75 17 1 cs_nnd2n02c_sl
C2821/v
                                                            RC3+R
                                                                      1693 -421
                                                                                   107
                0 N935 ---> C2821/b
cs nnd2n02c_sl
                         cs_nnd2n02c_sl 45 N512 ---->{c} C2798/y
17 1 cs nnd2n02c sl
                                                   cs_nnd2n02c_sl
                                                                      0 N512 ---->
                           17 1 cs nnd2n02c_sl
                      107
R C3+R
         1693 -421
                                                     92 35 2 cs_nnd2n02c_sl
                              FC3+R
                                        1636 -421
C2798/a
                                                                       1636 -421
                                                                                    92
                                                             FC3+R
cs_nnd2n02c_sl 57 N1527 ----> C2778/y
                                        0 N1527 ----> C2778/a
                                                                                     R
                        cs invvn01c_sl
35 2 cs_invvn01c_sl
                     198 67 4 cs_invvn01c_sl cs_invvn01c_sl 72 N931 ---->{d}
        1563 -421
C3+R
                              R C3+R
                                        1563 -421 198 67 4 cs_nnd2n02c_sl
C2754/v
                                                            FC3+R
                                                                      1450 -421
                                                                                   104
                0 N931 ---> C2754/b
cs_nnd2n02c_sl
                         cs_nnd2n02c_sl 113 N1555 ----> C2588/y
86 5 cs_nnd2n02c_sl
                                                     cs_invvn01c_sl
                                                                     0 N1555 ---->
                      104 86 5 cs_invvn01c_sl
FC3+R
         1450 -421
                                                     120 23 1 cs_invvn01c_sl
                                         1381 -421
C2588/a
                               RC3+R
                                                                                    120
                                                             R C3+R
                                                                       1381 -421
cs invvn01c sl 69 N1730 ---->{e} C2554/y
                                         0 N1730 ----> C2554/b
                         cs nnd2n02c_sl
23 1 cs nnd2n02c sl
                                                                    68 N1652 ---->
                       79 84 5 cs_nnd2n02c_sl
                                                     cs_nnd2n02c_sl
FC3+R
         1313 -421
                                                     79 84 5 cs_invvn01c_st
                              FC3+R
                                        1313 -421
C2464/v
                                                            R C3+R
                                                                      1260 -421
                                                                                   120
cs invvn01c sl 0 N1652 ----> C2464/a
                                       53 N1749
                        cs_invvn01c_sl
29 1 cs invvn01c_sl
                                             1260 -421
                                                           120 29 1 cs nnd3n02c_sl
                                     R C3+R
---->{f} C2412/y
                                                             FC3+R
                                                                       1210 -421
                 0 N1749 ----> C2412/a
cs nnd3n02c sl
                       cs_nnd3n02c_sl 50 N1713 ---> C1954/v
27 1 cs_nnd3n02c_sl
                       55 27 1 cs_invvn01c_sl
                                                    cs_invvn01c_sl
                                                                    0 N1713 ---->
FC3+R
          1210 -421
                                         1171 -421 175 46 2 cs_invvn01c_sl
                               RC3+R
C1954/a
                                                                     R C3+R
                                                                                1171
cs_invvn01c_sl 39 br_wrong_targ ----> br_wrong_targ
                                    0 br_wrong_targ
-421 175 46 2 PI
                           > report_area    Design: /IDCDSUC - Area: 4432.619141,
                              > cputime Used 129.23 cpu seconds or 00:02:13 wall time,
Area(Weight): 1283.903442
                                      > cpr_eval
                                                          > echo {In gain tuning loop} In
used 262144 bytes or 256 kbytes.
               > echo -425.923987771 -425.923987771
                                                                     > echo
gain tuning loop
                                     > report_drc Checking DRC for IDesign IDCDSUC INet
-433.943389893 -433.943389893
clkg:clkg has cap violation 1.032, load 145.5, limit 141, multiplier 1 slack 1.134e+38 INet
clkg2;clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier 1 slack 1.134e+38 INet
du_iu_store_status(2):a has transition violation 1.099, multiplier 1 RISE: transition 500, limit 455;
FALL: transition 500, limit 455 lNet eu_iu_srlz_op_encode(11):a has transition violation 1.099,
           1 RISE: transition 500, limit 455; FALL: transition 500, limit 455 INet
dcd_succ_last_t1:y has cap violation 1.077, load 1078, limit 1001, multiplier
                                                                     1 slack -433.9 INet
frc_blk_1cyc_q:l2_out_n has cap violation 1.008, load 248.9, limit 247, multiplier
                                                                         1 slack -203.7
INet N22:y has cap violation 1.204, load 1205, limit 1001, multiplier 1 slack 614.9 INet N26:y has
```

cap violation 1.216, load 1218, limit 1001, multiplier 1 slack 381.3 INet N36:y has cap violation

```
1.179, load 1180, limit 1001, multiplier 1 slack 616.2 INet N1098:y has cap violation 1.258, load
                          1 slack -433.9 INet gbfonet_2:y has cap violation 1.218, load 1219,
1260, limit 1001, multiplier
limit 1001, multiplier
                      1 slack 27.29 INet gbfonet_15:y has cap violation 1.169, load 1170, limit
                1 slack 349.9 INet gbfonet_16:y has cap violation 1.108, load 1109, limit 1001,
1001, multiplier
multiplier
           1 slack 478 IDesign IDCDSUC has 13 violations
                                                                > write_end_point_report
-points 3 [ET-0018]:>Begin...New EndPoint Report
                                                   for file /tmp/end_point_report..147522.
[ET-0019]:<End.....New Endpoint Report.
                                          Sun Apr 18 21:56:42 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                          EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                    Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 3 Cause of Slack
                                         Abbreviation Comparison/Description ------
----- Slack Continuation
                                                           Slack due to a point downstream on
                                                 SIkCont
path Required Arrival Time
                             RAT
                                       ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
                  ClkGSet
                             ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                 ClkGHld
                                                            ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                           CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                    Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                    Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
DGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
                                                                      ClkSep
                                                                                 ( CLOCK1
ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
Arrival Time Limiting
                       ATLimit
                                 Slack discontinuity due to failed test
LimitedAT/
                                          Delay/ Failed Test/
                                                             Test PinName
E Phase
                                                  P Func T.Adj NetName
           AT Slack Slew CL FO Cell
                     1 dcd_succ_last
                                                       FC3+R
                                                                 1313 -434
                                                                               81 1078 7
PO
                       0 dcd_succ_last_t1 RAT
                                                                                   879
0 ----> C2744/y
                                       FC3+R
                                                 1313 -434
                                                              81 1078 7 cs_invvn01c_sl
cs_invvn01c_sl
                0 dcd_succ_last_t1 ----> C2744/a
                                                                       RC3+R
                                                                                 1259
-434 121 301 4 cs_invvn01c_sl
                                                      54 N675 ---->{a} C2738/v
                                    cs_invvn01c_sl
R C3+R
          1259
               -434
                      121 301 4 cs nnd2n02c sl
                                                        cs_nnd2n02c sl
                                                                         0 N675 --->
C2738/b
                               FC3+R
                                         1191 -434
                                                       79 1260 4 cs nnd2n02c sl
cs_nnd2n02c_sl
                68 N1098 ---->
                               C2734rwr/v
                                                                FC3+R
                                                                          1191 -434
                                                                                        79
                                            0 N1098 ----> C2734rwr/a
1260 4 cs invvn01c sl
                           cs invvn01c sl
R C3+R
          1143 -434
                       87
                           306 1 cs_invvn01c sl
                                                      cs invvn01c sl
                                                                      47 N1097 ---->
C2728rwr/v
                                R C3+R
                                          1143
                                                 -434
                                                        87 306 1 cs invvn01c sl
                0 N1097 ---->
cs_invvn01c_sl
                              C2728rwr/a
                                                               FC3+R
                                                                         1099 -434
                                                                                      70
165 2 cs invvn01c sl
                          cs_invvn01c_sl
                                          44 N1692 ---->{b} C2725rwr/v
          1099 -434
FC3+R
                       70 165 2 cs_nnd2n02c_sl
                                                       cs_nnd2n02c_sl
                                                                        0 N1692 ---->
C2725rwr/a
                                RC3+R
                                           1053 -434
                                                       133 157 2 cs_nnd2n02c_sl
                46 N1479 ---->{c} C2721rwr/y
cs_nnd2n02c_sl
                                                                 R C3+R
                                                                           1053 -434
133 157 2 cs_nnd3n02c_sl
                                cs_nnd3n02c_sl
                                                  0 N1479 ---->
                                                                C2721rwr/c
FC3+R
          979 -434
                       65
                          118 2 cs_nnd3n02c_sl
                                                      cs_nnd3n02c_sl 74 N892 ---->{d}
C2338/y
                               FC3+R
                                         979 -434
                                                         118 2 cs nnd2n02c sl
                                                      65
cs_nnd2n02c_sl
                 0 N892 ---->
                              C2338/a
                                                              RC3+R
                                                                        943 -434
                                                                                     81
125 3 cs_nnd2n02c sl
                           cs_nnd2n02c_sl 36 N1119 ---->
                                                           C2905/v
R C3+R
          943
               -434
                           125 3 cs invvn01c sl
                       81
                                                      cs_invvn01c_sl
C2905/a
                               FC3+R
                                         903 -434
                                                      68
                                                           92 1 cs invvn01c sl
cs_invvn01c_sl 41 N2010 ---->{e} C2906/y
                                                               FC3+R
                                                                         903
                                                                               -434
                                                                                      68
92 1 cs_nor2n02c sl
                         cs nor2n02c sl
                                          0 N2010 ----> C2906/a
                                                                                        R
C3+R
        868 -434
                     80
                         74 1 cs_nor2n02c_sl
                                                   cs_nor2n02c_sl
                                                                    35 dcd_blk_dsucc ---->
succ
                         R C3+R
                                   868 -434
                                                80
                                                   74 1 PI
                                                                                0
dcd_blk_dsucc
```

```
-----2 slow_mode_blk.reg_n.lat_0/BASE_REG/a
                                            F C3+R 1741 -421
                 05d cl invvn05d 39 DELAY Setup
0 29 1 cl invvn
                                          60 238 14 cl_invvn
slow_mode_blk.reg_n.lat_0/BASE_REG/c1 F C3-
                                       160
     1200 c1 ---> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                    F C3+R
05d
                             0 DELAY ---->
                AND
     0 29 1 AND
-421
slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 R C3+R
                                         1789 -421 105 16 1 AND
                                         RC3+R 1789 -421 105 16
     -48 a ----> slow_mode_blk.reg_n.lat_0/a
                                                            R C3+R
                 PSEUDO_REG 0 a ---->{a} C2841/y
1 PSEUDO REG
                                            0 N95 ----> C2841/a
                               cs nnd2n02c_sl
1789 -421 105 16 1 cs_nnd2n02c_sl
      1738 -421 75 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N935 ---->{b}
F C3+R
                             1738 -421
                                       75 17 1 cs_nnd2n02c_sl
                      FC3+R
C2821/v
                                                    1693 -421 107
                                             R C3+R
cs nnd2n02c sl 0 N935 ----> C2821/b
0 N512 --->
      1693 -421
                             1636 -421 92 35 2 cs_nnd2n02c_sl
                      FC3+R
C2798/a
cs_nnd2n02c_sl 57 N1527 ----> C2778/v
                                             FC3+R
                                                    1636 -421
                                                               92
1563 -421 198 67 4 cs_invvn01c_sl cs_invvn01c_sl 72 N931 ---->{d}
                             1563 -421 198 67 4 cs_nnd2n02c_sl
                      R C3+R
C2754/v
                                                             104
                                             F C3+R
                                                    1450 -421
86 5 cs_nnd2n02c_sl cs_nnd2n02c_sl 113 N1555 ----> C2588/v
       1450 -421 104 86 5 cs_invvn01c_sl cs_invvn01c_sl 0 N1555 ---->
R C3+R 1381 -421 120 23 1 cs_invvn01c_sl
F C3+R
C2588/a
                                              R C3+R 1381 -421
                                                               120
cs invvn01c_sl 69 N1730 ---->{e} C2554/y
               23 1 cs_nnd2n02c_sl
                79 84 5 cs_nnd2n02c_sl cs_nnd2n02c_sl 68 N1652 ----> F C3+R 1313 -421 79 84 5 cs_invvn01c_sl
      1313 -421
F C3+R
C2464/v
                                                    1260 -421 120
R C3+R
R C3+R 1260 -421 120 29 1 cs_nnd3n02c_sl
---->{f} C2412/v
                                             F C3+R 1210 -421
           0 N1749 ----> C2412/a
cs nnd3n02c sl
0 N1713 ---->
F C3+R 1210 -421
C1954/a
cs_invvn01c_sl 39 br_wrong_targ ----> br_wrong_targ
                                                  R C3+R
-421 175 46 2 PI 0 br_wrong_targ
                                       R C3+R 1349 -420 123 1078 7
               3 dcd_succ_last
               0 dcd_succ_last_t1 RAT
PO
                           R C3+R 1349 -420 123 1078 7 cs_invvn01c_sl
0 ---> C2744/y
                                                    FC3+R
cs_invvn01c_sl 0 dcd_succ_last_t1 ---> C2744/a
                                                          1282
     85 301 4 cs_invvn01c_sl cs_invvn01c_sl 67 N675 ---->{a} C2738/y
      1282 -420 85 301 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
FC3+R
                       R C3+R
                              1230 -420 120 1260 4 cs_nnd2n02c_sl
                                               R C3+R
                                                      1230 -420
cs_nnd2n02c_sl 52 N1098 ----> C2734rwr/y
                                   0 N1098 ----> C2734rwr/a
                   cs_invvn01c_sl
120 1260 4 cs_invvn01c_sl
                                       cs_invvn01c_sl 59 N1097 ---->
       1171 -420 59 306 1 cs_invvn01c_sl
                              1171 -420 59 306 1 cs_invvn01c_sl
C2728rwr/y
                       FC3+R
R C3+R 1135 -420
                                                              101
1135 -420 101 165 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N1692 --->
R C3+R
                              1081 -420 93 157 2 cs_nnd2n02c_sl
                        FC3+R
C2725rwr/a
                                                      1081 -420
                                              FC3+R
cs nnd2n02c sl 54 N1479 ---->{c} C2721rwr/y
                     93 157 2 cs_nnd3n02c_sl
```

```
1015 -420 214 120 2 cs_nnd3n02c_sl
                                                     cs_nnd3n02c_sl 66 N1497 ---->{d}
C2709rwr/v
                               R C3+R
                                         1015 -420
                                                     214 120 2 cs nor3n03c si
cs_nor3n03c_sl
                0 N1497 ----> C2709rwr/a
                                                             FC3+R
                                                                       920 -420
                                                                                   59
51 1 cs_nor3n03c_sl
                        cs_nor3n03c_sl 95 N1986 ---->{e} C2677rwr_0/y
FC3+R
          920 -420
                      59 51 1 cs_nnd2n02c sl
                                                    C2677rwr 0/b
                                R C3+R
                                          887 -420
                                                      90 97 2 cs_nnd2n02c_sl
cs_nnd2n02c_sl 33 N1094 ---->{f} C2909/y
                                                             R C3+R
                                                                       887 -420
                                                                                   90
97 2 cs nnd2n02c sl
                         cs_nnd2n02c sl
                                          0 N1094 ---> C2909/b
          835 -420
                      80 90 1 cs_nnd2n02c_sl
                                               cs_nnd2n02c_sl 52 dcd_mcr41 blk
----> dcd_mcr41_blk
                                      FC3+R
                                                835 -420
                                                            80 90 1 PI
0 dcd mcr41 blk
  > tass redund -effort 50
                                 > cputime { tgfs_rewire -tech -$rwr_effort }
tafs_rewire -tech -high tafs rewiring
                              Area: before 4432.62 after 4434.25 (-0.04 %)
                                                                           Slack: before
-433.9434 after -433.9434 (0.00 %)
                                Cell: before 787 after 787 (0.00 %) Time: 10.200000 Used
11.55 cpu seconds or 00:00:11 wall time, used 0 bytes or 0 byte.
                                                              > write_end_point_report
-points 3 [ET-0018]:>Begin...New EndPoint Report
                                                for file /tmp/end_point_report..147522.
[ET-0019]:<End.....New Endpoint Report.
                                        Sun Apr 18 21:56:57 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                         EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                  Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 3 Cause of Slack
                                     Abbreviation Comparison/Description -----
----- Slack Continuation
                                              SlkCont
                                                        Slack due to a point downstream on
path Required Arrival Time
                                     ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
                            RAT
Required Arrival Time AssrtRAT
                             ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
                 ClkGSet
                            ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                               ClkGHld
                                                         ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                       ClkTPW (
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                Hold
( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
EndOfC
           ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
ClockPulseWidth
                      ClkPW
                                ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE ) ClockSeparation ....
                                       ClkSep
                                               ( CLOCK1 ARRIVAL TIME + CLOCK
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                 ALTest
                                                                            (DATA
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
ATLimit
          Slack discontinuity due to failed test
                                          Num/
LimitedAT/
                                        Delay/ Failed Test/ Test PinName
E Phase
          AT Slack Slew CL FO Cell
                                                P Func T.Adj NetName
                   1 dcd_succ_last
                                                     FC3+R
                                                              1313 -434
                                                                           81 1078 7
PO
                      0 dcd_succ_last_t1 RAT
                                                                               879
0 ----> C2744/v
                                     FC3+R
                                              1313 -434
                                                           81 1078 7 cs_invvn01c sl
cs_invvn01c_sl
               0 dcd_succ_last_t1 ---> C2744/a
                                                                    R C3+R 1259____
-434 121 305 4 cs_invvn01c sl
                                                   54 N675 ---->{a} C2738/y
                                cs_invvn01c_sl
R C3+R
         1259 -434 121 305 4 cs_nnd2n02c_sl
                                                     cs_nnd2n02c sl 0 N675 ---->
C2738/b
                              FC3+R
                                       1191 -434
                                                    79 1261 4 cs nnd2n02c si
cs_nnd2n02c sl 68 N1098 ---> C2734rwr/v
                                                             FC3+R
                                                                     1191 -434
                                                                                   79
R C3+R
          1143 -434
                      87 306 1 cs_invvn01c_sl
                                                    cs_invvn01c_sl 47 N1097 ---->
C2728rwr/v
                               R C3+R
                                        1143 -434
                                                     87 306 1 cs invvn01c sl
cs invvn01c_sl
               0 N1097 ----> C2728rwr/a
                                                            FC3+R
                                                                     1099 -434
                                                                                  70
165 2 cs invvn01c sl
                         cs_invvn01c_sl 44 N1692 ---->{b} C2725rwr/y
FC3+R
         1099 -434
                      70 165 2 cs_nnd2n02c_sl
                                                    cs_nnd2n02c_sl
                                                                     0 N1692 --->
C2725rwr/a
                               R C3+R
                                        1053 -434 133 157 2 cs_nnd2n02c_sl
cs_nnd2n02c_sl 46 N1479 ---->{c} C2721rwr/y
                                                              R C3+R
                                                                       1053 -434
133 157 2 cs_nnd3n02c_sl
```

R C3+R

```
F C3+R 979 -434 65 118 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 74 N892 ---->{d}
C2338/v F C3+R 979 -434 65 118 2 cs_nnd2n02c_sl
C2338/v
                                                      943 -434
                                               R C3+R
125 3 cs_nnd2n02c_sl cs_nnd2n02c_sl 36 N1119 ----> C2905/y
      R C3+R
                     F C3+R 903 -434 68 92 1 cs_invvn01c_sl
C2905/a
cs_invvn01c_sl 41 N2010 ---->{e} C2906/y F (
92 1 cs_nor2n02c_sl cs_nor2n02c_sl 0 N2010 ----> C2906/a
                                               F C3+R 903 -434
      868 -434 80 74 1 cs_nor2n02c_sl cs_nor2n02c_sl 35 dcd_blk_dsucc ---->
C3+R
                        R C3+R 868 -434 80 74 1 PI
dcd_blk_dsucc
dcd blk dsucc
------ 2 slow_mode_blk.reg_n.lat_0/BASE_REG/a F C3+R 1741 -421
0 29 1 cl invvn 05d cl_invvn05d 39 DELAY Setup
slow_mode_blk.reg_n.lat_0/BASE_REG/c1 F C3- 160 60 238 14 cl_invvn
05d 1200 c1 ----> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT F C3+R 1741
      0 29 1 AND AND 0 DELAY ---->
-421
slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1 R C3+R 1789 -421 105 16 1 AND
     -48 a ----> slow_mode_blk.reg_n.lat_0/a R C3+R 1789 -421 105 16
1 PSEUDO_REG PSEUDO_REG 0 a ---->{a} C2841/y
                                                               R C3+R
                              1789 -421 105 16 1 cs_nnd2n02c_sl
F C3+R 1738 -421 75 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 52 N935 ---->{b} C2821/y F C3+R 1738 -421 75 17 1 cs_nnd2n02c_sl
R C3+R 1693 -421 107
17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 45 N512 ---->{c} C2798/y
R C3+R 1693 -421 107 17 1 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N512 ---->
C2798/a F C3+R 1636 -421 92 35 2 cs_nnd2n02c_sl

- C2778/y F C3+R 1636 -421 92 35 2 cs_nnd2n02c_sl
                       F C3+R 1636 -421 92 35 2 cs_invvn01c_sl --
> C2778/y
                                               R C3+R 1563 -421 198
FC3+R 1450 -421
                                                                  104
86 5 cs_invvn01c_sl cs_invvn01c_sl 0 N1555 ----> C2588/a
C3+R 1381 -421 120 23 1 cs_invvn01c_sl cs_invvn01c_sl 69 N1730 ---->{e}
                        R C3+R 1381 -421 120 23 1 cs_nnd2n02c_sl
FC3+R 1313 -421 79
F C3+R 1313 -421 79 88 5 cs_invvn01c_sl cs_invvn01c_sl 0 N1652 ---->
                       R C3+R 1260 -421 120 30 1 cs_invvn01c_sl
C2464/a
cs invvn01c_sl 53 N1749
                             R C3+R 1260 -421 120 30 1 cs_nnd3n02c_sl
 ---->{f} C2412/y
                                               F C3+R 1210 -421 55
F C3+R 1210 -421 55 27 1 cs_invvn01c_sl cs_invvn01c_sl 0 N1713 ---> C1954/a R C3+R 1171 -421 175 47 2 cs_invvn01c_sl
cs_invvn01c_sl 39 br_wrong_targ ----> br_wrong_targ
-421 175 47 2 Pl 0 br_wrong_targ
                                     R C3+R 1349 -420 123 1078 7
----- 3 dcd succ last
               0 dcd_succ_last_t1 RAT
                          R C3+R 1349 -420 123 1078 7 cs_invvn01c_sl
0 ----> C2744/y
                                                      F C3+R 1282
cs_invvn01c_sl 0 dcd_succ_last_t1 ---> C2744/a
-420 85 305 4 cs_invvn01c_sl cs_invvn01c_sl 67 N675 ---->{a} C2738/y
F C3+R 1282 -420 85 305 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
```

```
C2738/b
                               R C3+R
                                        1230 -420
                                                     120 1261 4 cs nnd2n02c sl
cs nnd2n02c_sl
                52 N1098 ---->
                                                               R C3+R
                               C2734rwr/y
                                                                         1230 -420
120 1261 4 cs_invvn01c_sl
                                               0 N1098 ----> C2734rwr/a
                               cs invvn01c sl
                                                     cs_invvn01c_sl 59 N1097 ---->
FC3+R
         1171
               -420
                           306 1 cs_invvn01c sl
C2728rwr/y
                               FC3+R
                                         1171
                                               -420
                                                      59 306 1 cs_invvn01c_sl
    1135 -420
                 101
                      165 2 cs_invvn01c sl
                                                cs_invvn01c_sl 36 N1692 ---->{b}
C2725rwr/y
                               R C3+R
                                         1135
                                               -420
                                                     101 165 2 cs_nnd2n02c_sl
                0 N1692 ---->
cs_nnd2n02c_sl
                              C2725rwr/a
                                                              FC3+R
                                                                        1081 -420
                                                                                     93
157 2 cs_nnd2n02c_sl
                          cs_nnd2n02c_sl
                                           54 N1479 ---->{c} C2721rwr/y
FC3+R
         1081
               -420
                          157 2 cs_nnd3n02c_sl
                       93
                                                     cs nnd3n02c sl
                                                                      0 N1479 ---->
C2721rwr/a
                               R C3+R
                                         1015 -420 214 120 2 cs_nnd3n02c_sl
cs nnd3n02c sl
                66 N1497 ---->{d} C2709rwr/v
                                                               R C3+R
                                                                         1015 -420
214 120 2 cs_nor3n03c_sl
                               cs_nor3n03c_sl
                                                0 N1497 ---> C2709rwr/a
          920 -420
FC3+R
                      59
                           51 1 cs nor3n03c sl
                                                    cs_nor3n03c_sl 95 N1986 ---->{e}
C2677rwr 0/v
                                FC3+R
                                          920
                                                -420 59 51 1 cs_nnd2n02c_sl
cs_nnd2n02c_sl
                0 N1986 ---->
                              C2677rwr 0/b
                                                               R C3+R
                                                                          887 -420
90 97 2 cs_nnd2n02c sl
                              cs_nnd2n02c_sl 33 N1094 ---->{f} C2909/y
        . 887
R C3+R
                         97 2 cs_nnd2n02c_sl
              -420
                      90
                                                     cs_nnd2n02c_sl
                                                                      0 N1094 ---->
C2909/b
                              FC3+R
                                         835 -420
                                                     80 90 1 cs_nnd2n02c sl
cs_nnd2n02c_sl
                52 dcd_mcr41 blk ---->
                                      dcd mcr41 blk
                                                                        FC3+R
                                                                                  835
      80 90 1 PI
                                      0 dcd_mcr41_blk
```

violation 1.032, load 145.5, limit 141, multiplier 1 slack 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier 1 slack 1.134e+38 INet du ju store status(2):a has transition violation 1.099, multiplier 1 RISE: transition 500, limit 455; FALL: transition 500, limit_ 455 INet eu_iu_srlz_op_encode(11):a has transition violation 1.099, multiplier 1 RISE: transition 500, limit 455; FALL: transition 500, limit 455 INet dcd_succ last t1:y has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -433.9 INet frc_blk_1cyc_q:l2_out_n has cap violation 1.008, load 248.9, limit 247, multiplier 1 slack -203.8 INet N22:y has cap violation 1.204, load 1205, limit 1001, multiplier 1 slack 614.9 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier 1 slack 381.3 INet N36:y has cap violation 1.179, load 1180, limit 1001, 1 slack 616.2 INet N1098:y has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -433.9 INet gbfonet_2:y has cap violation 1.218, load 1219, limit 1001, multiplier 1 slack 27.29 INet gbfonet 15:y has cap violation 1.169, load 1170, limit 1001, multiplier 1 slack 349.9 INet gbfonet_16:y has cap violation 1.108, load 1109, limit 1001, multiplier 1 slack 478 IDesign IDCDSUC has 13 violations > reset_timing_area > report_drc Checking DRC for IDesign IDCDSUC INet clkg:clkg has cap violation 1.032, load 145.5, limit 141, multiplier 1.134e+38 INet clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier 1.134e+38 INet du_iu_store_status(2):a has transition violation 1.099, multiplier 1 RISE: transition 1 RISE: transition 500, limit 455; FALL: transition 1):a has transition violation 1.099, multiplier 500, limit 455 INet dcd_succ_last_t1:y has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -433.9 INet frc_blk_1cyc_q:l2_out_n has cap violation_1.008, load_248.9, limit__247, multiplier 1 slack -203.8 INet N22:y has cap violation 1.204, load 1205, limit 1001, multiplier INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier 1 slack 381.3 INet N36:y has cap violation 1.179, load 1180, limit 1001, multiplier 1 slack 616.2 [Net N1098:v has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -433.9 INet obfonet 2:v has cap violation 1.218, load 1219, limit 1001, multiplier 1 slack 27.29 INet gbfonet_15:y has cap violation 1.169, load 1170, limit 1001 multiplier 1 slack 349.9 INet gbfonet_16:y has cap violation 1.108, load 1109, limit 1001, multiplier 1 slack 478 IDesign IDCDSUC has 13 violations > abfo fancorr -check -use_max_load -aggressive -enforce_p... [GB-103]: noninverting buffers are absent Fanout Corr Area: before 4434.25 after 4434.25 (0.00 %) Slack : before -433.9434 after -433.9434 (0.00 %) Cell: before 787 after 787 (0.00 %) Time: 4.680000 > gbfo_tune_gain -target_frac 0.98 -gain_incr 0.05 -gain_d... C2906 new rep load 66.5 greater than max 64.9: set to max: FREEZE SIZEUP C2721rwr new rep load 62.36 greater than max 61.93: set to max: FREEZE SIZEUP C2734rwr

```
new rep load 307.3 greater than max 300.2: set to max: FREEZE SIZEUP C2738 new rep load 99.28
greater than max 96.3: set to max: FREEZE SIZEUP C2709rwr new rep load 43.14 greater than max
                                             Area: before 4434.25 after 4385.96 (1.09 %)
42.11: set to max: FREEZE SIZEUP Tune Gain
Slack: before -433.9434 after -433.0000 (0.22 %)
                                             Cell: before 787 after 787 (0.00 %)
                                              > report_gain_violations -min 1.0 -max 10.0
                   > attribute_gain -to
------Gain Violation Report for design IDCDSUC
                                                                    Cell Name
----- Type
                                             Gain
                                             10.230905
                                                        C2194
                                                                    cs invvn01c_sl Min
                                                                    cs_invvn01c_sl Max
                                                        C2895
                                             10.629883
0.777985
           C2894
                      cs nnd2n02c_sl Max
                                                                    cs nnd2n02c_sl Max
                                             0.963504
                                                         C2911
           C2907
                      cs invvn01c sl Min
13.073235
                                                         C2677rwr_0 cs_nnd2n02c_sl
                                             0.681414
                      cs nor2n02c_sl Min
12.189666 C2918
                                                                    Slack: before -1475.6755
                      Area: before 2731.15 after 2731.15 (0.00 %)
> cds acc -slack resize
                                  Cell: before 722 after 722 (0.00 %)
                                                                    Time: 0.750000 resize
after -1475.6755 (0.00 %)
                                             Slack : before -1475.6755 after -1475.6755 (0.00 %)
Area: before 2731.15 after 2731.15 (0.00 %)
                                  Time: 1.520000 resize Area: before 5081.39 after 5081.39
Cell: before 722 after 722 (0.00 %)
           (0.00\%)
                                  Area: before 5441.99 after 5359.17 (1.52 %)
                                                                                Slack: before
Time: 1.750000 tafs rewiring
                                  Cell: before 763 after 762 (0.13 %)
                                                                    Time: 20.260000 tgfs
-603.6691 after -543.6871 (9.94 %)
           Area: before 5133.28 after 5092.88 (0.79 %)
                                                         Slack: before -513.2166 after -506.3137
                                             Time: 13.960000 Assign Gain
                                                                                Area: before
           Cell: before 775 after 773 (0.26 %)
(1.35\%)
                                  Slack: before -506.3137 after -812.2559 (-60.43 %)
5092.88 after 4486.86 (11.90 %)
                                                                    Area: before 4486.86 after
                                  Time: 2.590000 Fanout Corr
Cell: before 773 after 773 (0.00 %)
                       4502.64 (-0.35 %)
                                             Area: before 4502.64 after 4352.61 (3.33%)
           Time: 4.870000 Tune Gain
(-1.81 %)
Slack : before -812.2559 after -680.5689 (16.21 %) Cell : before 787 after 787 (0.00 %)
                                                                    Slack: before -680.5689
                       Area: before 4352.61 after 4474.51 (-2.80%)
46.970000 Tune Gain
                                                         Area: before 4474.51 after 4474.51
                       Time: 20.930000 resize
787 (0.00 %)
           (0.00\%)
                                                                    Slack: before -446.0240
                      Area: before 4474.51 after 4475.36 (-0.02 %)
Time: 1.780000 swap
after -441.6489 (0.98 %) Cell: before 787 after 787 (0.00 %)
                                                        Time: 2.560000 tgfs rewiring
                                             Slack: before -441.6489 after -441.6489 (0.00 %)
Area: before 4475.36 after 4531.42 (-1.25 %)
                                  Time: 14.330000 Tune Gain
                                                                    Area: before 4531.42 after
Cell: before 787 after 787 (0.00 %)
                       Slack : before -441.6489 after -433.9434 (1.74 %) Cell : before 787 after 787
4432.62 (2.18 %)
                                             Area: before 4432.62 after 4434.25 (-0.04%)
           Time: 12.060000 tafs rewiring
Slack : before -433.9434 after -433.9434 (0.00 %) Cell : before 787 after 787 (0.00 %)
                                                                    Slack: before -433.9434
10.200000 Fanout Corr Area: before 4434.25 after 4434.25 (0.00 %)
after -433.9434 (0.00 %) Cell: before 787 after 787 (0.00 %)
                                                         Time: 4.680000 Tune Gain
                                              Slack: before -433.9434 after -433.0000 (0.22 %)
Area: before 4434.25 after 4385.96 (1.09%)
                                  Time: 11.630000 CDS Effectiveness Report:
                                                                                Trafo
Cell: before 787 after 787 (0.00 %)
                                                                                #time:
                                                                     #calls
                                              SIDeg
                       Tot SI
SI/call
                                                                    tafs rewiring 16.721207
                                                         91.59
                       374,880829 0.000000
                                              4
           93.720207
Tune Gain
                                                                                0.000000
                                                                    4.375061
                                                         4.375061
                                  58.75
                                              swap
           0.000000
                       4
66.884827
                                                                                Stretch Area
                                  0.000000
                                              0.000000
            Legalization 0.000000
2.56
                                                         Apportion FO:
                                                                                0:000000
            0.000000
                       0.000000
                                  0
                                              0
0.000000
                                                                     0.000000
                                                                                -305.942200 1
                                              Assign Gain 0.000000
                                  0
            0.000000
                       0
0.000000
                                                                                Beta Assign
                                              0.000000
                                                         2
                                                                     9.55
            Fanout Corr 0.000000
                                  0.000000
2.59
                                                                                0.000000
                                                         Stretch Delay
                       0.000000
                                  0
0.000000
            0.000000
                                                                     0.000000
                                                                                0.000000
                                  0
                                              Strect Mincut
0.000000
            0.000000
                       0
                                                                     0.000000
                                                                                            0
                                              0.000000
                                                         0.000000
                                                                                0
0.000000
            0
                       0
                                  fantom
                                                                                0.000000
                                                                     fantomless
            0.000000
                       0.000000
                                  0.000000
                                              0
                                                         0
Buffering
                                                                                            0
                                              spitless
                                                         0.000000
                                                                     0.000000
                                                                                0.000000
0.000000
            0.000000
                                                                     0
                                                                                pmove
                                  0.000000
                                              0.000000
                                                         0
                       0.000000
            bmove
                                                                     0.000000
                                                                                0.000000
                                                         resize
                                   0
                                              n
            0.000000
                       0.000000
0.000000
                                                                     0.000000
                                                                                            0
                                              0.000000
                                                         0.000000
0.000000
                       5.8
                                   bftm
                                                                                0.000000
                                                                     phase
                                   0.000000
                                              0
                                                         0
 spltp
            0.000000
                       0.000000
```

```
0.000000
           0.000000
                       0
                                               > cds_acc -runtime -no full CDS Effectiveness
Report:
            Trafo
                                  SI/call
                                                          Tot SI
                                                                                SIDeg
#calls
            #time:
                       Tune Gain
                                  93.720207
                                              374.880829 0.000000
                                                                     4
                                                                                91.59
tafs rewiring 16.721207
                       66.884827
                                  0.000000
                                              4
                                                         58.75
                                                                     Fanout Corr 0.000000
0.000000
           0.000000
                       2
                                  9.55
                                              resize
                                                         0.000000
                                                                     0.000000
                                                                                0.000000
                                                                                            4
5.8
            Assign Gain 0.000000
                                  0.000000
                                              -305.942200 1
                                                                     2.59
                                                                                swap
4.375061
            4.375061
                       0.000000
                                              2.56
                                                         Legalization 0.000000
                                  1
                                                                                0.000000
0.000000
           0
                                              0.000000
                                                         0.000000
                                  Buffering
                                                                     0.000000
                                                                                0
                                                                                            0
Beta Assign 0.000000
                       0.000000
                                  0.000000
                                              0
                                                                     Stretch Delay
0.000000
           0.000000
                       0.000000
                                              0
                                  0
                                                         Strect Mincut
                                                                                0.000000
0.000000
           0.000000
                                  0
                                              fantom
                                                         0.000000
                                                                     0.000000
                                                                                0.000000
                                                                                            0
           Stretch Area 0.000000
                                  0.000000
                                              0.000000
                                                                                fantomless
0.000000
           0.000000
                       0.000000
                                                         spltless
                                  n
                                              0
                                                                     0.000000
                                                                                0.000000
0.000000
                                  bmove
                                              0.000000
           0
                       0
                                                         0.000000
                                                                     0.000000
                                                                                0
                                                                                            0
pmove
           0.000000
                       0.000000
                                  0.000000
                                              0
                                                         U
                                                                     Apportion FO
0.000000
           0.000000
                       0.000000
                                  0
                                              0
                                                         bftm
                                                                     0.000000
                                                                                0.000000
0.000000
                                  spltp
                                              0.000000
                                                         0.000000
                                                                     0.000000
                                                                                            0
                                                                                O
           0.000000
                       0.000000
phase
                                  0.000000
                                              0
                                                         ი
                                                                      > echo {Custom Synzilla
Report  Custom Synzilla Report
                                       > ps -cell Design /HISVHDL/IDCDSUC has:
                                                                                1 instances 0
upcells
           122 IN ports 73 OUT ports
                                              787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 786
LINKED; 0 UNLINKED; 0 DC)
                                  0 buses
                                              1008 nets (0 multiply-driven; 0 undriven)
2632 pins (0 inversions) 2.61 pins per net
                                              1551 literals 21 levels
                                                                     10 max fanin
15 max fanout
                       Cell Information
                                                         FUNC_STRAIGHT_WIRE_DESIGN
(ncount 180 : area
                     0)
                                              PSEUDO_REG
                                                              (ncount 83 : area
cb_clk_32_1 (ncount
                      6: area
                                480)
                                                         cb mode block (ncount
                                                                                  1: area
70)
                       cs_ao12n03c_sl (ncount
                                               6: area
                       16: area 96)
cs_ao22n03c_sl (ncount
                                                         cs_invvn01c_sl (ncount 229 : area
458)
                       cs_nnd2n02c_sl (ncount 206 : area
                                                         618)
ount 31: area
                                  cs_nnd4n03c_sl (ncount
                                                          7: area
                                                                     35)
cs_nor2n02c_sl (ncount
                      13 : area
                                  39)
                                                         cs_nor3n03c_sl (ncount
                                                                                 2: area
8)
                       cs_oa21n03c_sl (ncount
                                               3: area
                                                         15)
cs_oa22n03c_sl (ncount
                                                         cs_xbn2n01b_sl (ncount
                        1 : area
                                   6)
                                                                                 1: area
                       cs_xbo2n01b_sl (ncount
                                               1 : area
                                                         8)
                                                                                Total Area =
1989 (Comb = 1439 : Non-Comb = 550)
                                               > write_end_point_report -points 2
[ET-0018]:>Begin...New EndPoint Report
                                            for file /tmp/end_point_report..147522.
[ET-0019]:<End.....New Endpoint Report.
                                           Sun Apr 18 21:57:21 1999 Part : IDCDSUC Mode : Late
Mode / Nominal
                          EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Fri
Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                     Max. Slack: 1.13427E+38 Sort Field: Slack
Max. Endpoints: 2 Cause of Slack
                                          Abbreviation Comparison/Description -----
                          Slack Continuation
                                                  SIkCont
                                                            Slack due to a point downstream on
path Required Arrival Time
                              RAT
                                        ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
Required Arrival Time AssrtRAT
                               ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
Gating Setup
                  ClkGSet
                              ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                                  ClkGHld
                                                             ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                             CIKTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                                      Setup
( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                                                      Hold
( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST )
EndOfC
ClockPulseWidth
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIkPW
TRAILING EDGE ) ClockSeparation
                                          ClkSep
                                                     ( CLOCK1 ARRIVAL TIME + CLOCK
SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
                                                                       ALTest
ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST ) Arrival Time Limiting
ATLimit
          Slack discontinuity due to failed test
                                              Num/
LimitedAT/
                                           Delay/ Failed Test/
                                                              Test PinName
```

```
F C3+R 1312 -433 81 1078 7
----- 1 dcd_succ_last
                                                          879
               0 dcd succ_last_t1 RAT
                         F C3+R 1312 -433 81 1078 7 cs_invvn01c_sl
0 ----> C2744/y
cs invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
                                                  R C3+R 1258
-433 121 304 4 cs_invvn01c_sl cs_invvn01c_sl 54 N675 ---->{a} C2738/y
R C3+R 1258 -433 121 304 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
                    F C3+R 1190 -433 79 1260 4 cs_nnd2n02c_sl
C2738/b
   nd2n02c_sl 68 N1098 ----> C2734rwr/y F C3+R 1190 -433
R C3+R 1143 -433 86 306 1 cs_invvn01c_sl cs_invvn01c_sl 47
7 ----> C2728rwr/y R C3+R 1143 -433 86 306 1
cs_nnd2n02c_sl 68 N1098 ----> C2734rwr/y
N1097 ----> C2728rwr/y
cs_invvn01c_sl cs_invvn01c_sl 0 N1097 ----> C2728rwr/a
    C2725rwr/y
R C3+R
                                                   1053 -433
134 157 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 46 N1479 ---->{c} C2721rwr/y
R C3+R 1053 -433 134 157 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 0 N1479 ---->
                F C3+R 978 -433 64 109 2 cs_nnd3n02c_sl
C2721rwr/c
cs nnd3n02c sl 74 N892 ---->{d} C2338/y
                                            FC3+R 978 -433 64
R C3+R 943 -433 81 126 3 cs_invvn01c_sl
F C3+R 903 -433
0 dcd blk dsucc
----- 2 dcd_succ_last
                                      R C3+R 1353 -424 123 1078 7
           0 dcd_succ_last_t1 RAT
R C3+R
                                                          929
                          R C3+R 1353 -424 123 1078 7 cs_invvn01c_sl
0 ----> C2744/y
-424 85 304 4 cs_invvn01c_sl cs_invvn01c_sl 67 N675 ---->{a} C2738/y
F C3+R 1286 -424 85 304 4 cs_nnd2n02c_sl cs_nnd2n02c_sl 0 N675 ---->
C2738/b R C3+R 1234 -424 120 1260 4 cs_nnd2n02c_sl
cs nnd2n02c sl 52 N1098 ---> C2734rwr/y
                                             R C3+R 1234 -424
F C3+R 1175 -424 58 306 1 cs_invvn01c_sl cs_invvn01c_sl 59 N1097 ---->
                F C3+R 1175 -424 58 306 1 cs_invvn01c_sl
C2728rwr/v
C3+R 1086 -424 93 157 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 54 N1479 ---->{c} C2721rwr/y F C3+R 1086 -424 93 157 2 cs_nnd3n02c_sl
R C3+R
                                                    1020 -424
204 111 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 65 N1497 ---->{d} C2709rwr/y
R C3+R 1020 -424 204 111 2 cs_nor3n03c_sl cs_nor3n03c_sl 0 N1497 ---->
                      F C3+R 905 -424 115 50 1 cs_nor3n03c_sl
C2709rwr/c
cs_nor3n03c_sl 115 N1976 ---->{e} C2579rwr_0_0/y F C3+R 905 -424 115 50 1 cs_nnd3n02c_sl cs_nnd3n02c_sl 0 N1976 ----> C2579rwr_0_0/c R C3+R 834 -424 162 39 2 cs_nnd3n02c_sl cs_nnd3n02c_sl 71 N1719 ---->{f}
              R C3+R 834 -424 162 39 2 cs_nor2n02c_sl
C2599rwr_0_0_0/y
cs_nor2n02c_sl 0 N1719 ----> C2599rwr_0_0_0/a F C3+R 754 -424
```

```
72 22 1 cs_nor2n02c_sl
                              cs_nor2n02c_sl 80 N1942 ---->{g} C2349rwr_0_0 0 0 0/v
FC3+R
          754 -424
                           22 1 cs_nnd2n02c_sl
                                                    cs_nnd2n02c_sl
                      72
                                                                     0 N1942 ---->
C2349rwr_0_0_0_0 0/a
                                     R C3+R
                                               712 -424
                                                           99 20 1 cs_nnd2n02c sl
cs_nnd2n02c_sl 42 N288 ---->{h} C2339/y
                                                             R C3+R
                                                                       712 -424
20 1 cs nnd2n02c sl
                          cs_nnd2n02c_sl 0 N288 ---> C2339/a
C3+R
         665 -424
                         20 1 cs_nnd2n02c sl
                                                   cs_nnd2n02c_sl 46 NET690 ---->{i}
C2187/v
                              FC3+R
                                        665 -424
                                                   65 20 1 cs_nnd2n02c_sl
cs nnd2n02c sl
                 0 NET690 ----> C2187/a
                                                              R C3+R
                                                                                     78
39 2 cs_nnd2n02c_sl
                         cs_nnd2n02c_sl 35 N29 ---> C2020/v
                                                                                     R
C3+R
        630 -424
                     78
                         39 2 cs_invvn01c_sl
                                                  FC3+R
          557 -424
                     424 40 1 cs_invvn01c_sl
                                                    cs_invvn01c_sl 73 du_iu_hold_aa_req
                                                             424 40 1 PI
----> du_iu_hold_aa_req
                                        FC3+R
                                                  557 -424
0 du_iu_hold_aa req
                           > cputime Used 40.74 cpu seconds or 00:00:41 wall time, used 0 bytes or 0
            > echo {=== CDS process finished === Good names for
byte.
IDCDSUC
                          Count
                                   User Transform
                                                      New For all nets
                                                                               1008
556
             452 For all nets
        0
                                      1008
                                             55.16%
                                                       0.00%
                                                               44.84% For I/O port nets
179
      71.51%
                0.00%
                        28.49% For register output nets
                                                         166
                                                              100.00%
                                                                         0.00%
0.00%
                       Count
                                User Transform
                                                   New For all boxes
290
        22
              475 For all boxes
                                        787 36.85%
                                                        2.80%
                                                                60.36% For register boxes
     0.00% For linked boxes
                                   786
                                         36.90%
                                                   2.80%
                                                           60.31%
                                                                           > echo
{Custom Synzilla Report} Custom Synzilla Report
                                                  > ps -cell Design /HISVHDL/IDCDSUC has:
1 instances 0 upcells
                     122 IN ports 73 OUT ports
                                                      787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI;
786 LINKED; 0 UNLINKED; 0 DC)
                                           1008 nets (0 multiply-driven; 0 undriven)
                                0 buses
2632 pins (0 inversions) 2.61 pins per net
                                           1551 literals 21 levels
                                                                 10 max fanin
15 max fanout
                     Cell Information
                                                      FUNC_STRAIGHT_WIRE_DESIGN
(ncount 180 : area
                    0)
                                           PSEUDO_REG (ncount 83: area
cb_clk_32_1 (ncount
                     6: area 480)
                                                      cb_mode_block (ncount
                                                                             1: area
                     cs_ao12n03c_sl (ncount
                                            6 : area
cs_ao22n03c_sl (ncount 16 : area
                                 96)
                                                      cs_invvn01c_sl (ncount 229 : area
              cs_nnd2n02c_sl (ncount 206 : area
                                                      618)
cs_nnd3n02c_sl (ncount 31: area 124)
                                                      cs_nnd4n03c_sl (ncount
                                                                             7: area
                     cs_nor2n02c_sl (ncount
                                           13 : area
cs_nor3n03c_sl (ncount 2 : area
                                                      cs_oa21n03c_sl (ncount
                                                                             3: area
                     cs_oa22n03c_sl (ncount
                                           1 : area
cs_xbn2n01b_sl (ncount 1: area
                                8)
                                                      cs_xbo2n01b_sl (ncount
                                                                            1: area
                     Total Area = 1989 (Comb = 1439 : Non-Comb = 550)
write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
                                                                    for file
/tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
                                                                   Sun Apr 18 21:57:23
1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                      EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                  Max. Endpoints: 2 Cause of Slack
Abbreviation Comparison/Description ------
                                                   ----- Slack
Continuation
                 SlkCont
                           Slack due to a point downstream on path Required Arrival Time
         ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT
( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating
          ClkGHld
                     ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME
+ ADJUST) Clock Tree Pulse Width
                                   CIKTPW
                                               ( CLOCK LEADING EDGE + PULSE WIDTH <
CLOCK TRAILING EDGE ) Setup
                                          Setup
                                                    (DATA ARRIVAL TIME + SETUP <
CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                  Hold
                                                           ( DATA ARRIVAL TIME - HOLD
> CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
                                                       EndOfC
                                                                  ( DATA ARRIVAL TIME
+ CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                                  ClkPW
                                                                            (CLOCK
```

```
( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
      ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
Arrival Time Limiting ATLimit Slack discontinuity due to failed test
                         Delay/ Failed Test/ Test PinName
LimitedAT/
E Phase AT Slack Slew CL FO Cell P Func T.Adj NetName
------
                                 F C3+R 1312 -433 81 1078 7
----- 1 dcd_succ_last
                    0 ----> C2744/y
                                            F C3+R
                                                  1312
                       cs_invvn01c_sl 0 dcd_succ_last_t1 ----> C2744/a
-433 81 1078 7 cs_invvn01c_sl
R C3+R 1258 -433 121 304 4 cs_invvn01c_sl cs_invvn01c_sl 54 N675 ---->{a}
                  R C3+R 1258 -433 121 304 4 cs_nnd2n02c_sl
C2738/v
FC3+R
                                           1190 -433
1190 -433 79 1260 4 cs_invvn01c_sl cs_invvn01c_sl 0 N1098 --->
                         1143 -433 86 306 1 cs_invvn01c_sl
                   R C3+R
C2734rwr/a
                                       R C3+R 1143 -433
cs invvn01c_sl 47 N1097 ----> C2728rwr/y
                                                     86
1099 -433 71 171 2 cs_invvn01c_sl cs_invvn01c_sl 44 N1692 ---->{b}
                   F C3+R 1099 -433 71 171 2 cs_nnd2n02c_sl
C2725rwr/y
R C3+R
                                             1053 -433
134 157 2 cs_nnd2n02c_sl cs_nnd2n02c_sl 46 N1479 ---->{c} C2721rwr/y
R C3+R 1053 -433 134 157 2 cs_nnd3n02c_sl cs_nnd3n02c_sl
                                            0 N1479 ---->
                   F C3+R 978 -433 64 109 2 cs_nnd3n02c_sl
C2721rwr/c
                                      F C3+R 978 -433 64
cs nnd3n02c_sl 74 N892 ---->{d} C2338/y
943 -433 81 126 3 cs_nnd2n02c_sl cs_nnd2n02c_sl 35 N1119 ---->
R C3+R
                        943 -433 81 126 3 cs_invvn01c_sl --
                  R C3+R
C2905/y
F C3+R 903 -433 68
----> dcd_blk_dsucc R C3+R 868 -433 80 73 1 PI 0 dcd_blk_dsucc
______
                            R C3+R 1353 -424 123 1078 7
            2 dcd succ last
             0 dcd_succ_last_t1 RAT
                                                   929
PO
                      R C3+R 1353 -424 123 1078 7 cs_invvn01c_sl
0 ----> C2744/v
                                            F C3+R 1286
cs invvn01c sl 0 dcd_succ_last_t1 ---> C2744/a
-424 85 304 4 cs_invvn01c_sl cs_invvn01c_sl 67 N675 ---->{a} C2738/y
                        R C3+R 1234 -424 120 1260 4
 0 N675 ----> C2738/b
R
    C3+R
C2734rwr/a
cs_invvn01c_sl 59 N1097 ----> C2728rwr/y
                                       F C3+R 1175 -424
                                                     58
R C3+R
C2725rwr/v
                                                      93
cs nnd2n02c sl 0 N1692 ----> C2725rwr/a
                                       FC3+R 1086 -424
157 2 cs nnd2n02c sl cs nnd2n02c_sl 54 N1479 ---->{c} C2721rwr/y
              F C3+R
     1086 -424
                   R C3+R 1020 -424 204 111 2 cs_nnd3n02c_sl
C2721rwr/a
                                              1020 -424
cs_nnd3n02c_sl 65 N1497 ---->{d} C2709rwr/y
                                        R C3+R
F C3+R 905 -424 115 50 1 cs_nor3n03c_sl cs_nor3n03c_sl 115 N1976 ---->{e}
```

LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) ClockSeparation

```
C2579rwr_0_0/y
                                   FC3+R
                                              905 -424
                                                          115
                                                               50 1 cs_nnd3n02c sl
 cs_nnd3n02c_sl
                  0 N1976 ----> C2579rwr_0_0/c
                                                                   R C3+R
                                                                              834 -424
      39 2 cs_nnd3n02c_sl
                                 cs_nnd3n02c_sl 71 N1719 ---->{f} C2599rwr_0_0 0/y
 R C3+R
           834 -424 162
                             39 2 cs nor2n02c sl
                                                       cs_nor2n02c_sl
                                                                        0 N1719 --->
C2599rwr 0 0 0/a
                                     FC3+R
                                               754 -424
                                                           72 22 1 cs_nor2n02c_sl
                80 N1942 ---->{g} C2349rwr_0_0_0_0_0/y
cs_nor2n02c_si
                                                                       FC3+R
                                                                                  754
                                                                                      -424
72 22 1 cs_nnd2n02c_sl
                                cs_nnd2n02c_st 0 N1942 ---> C2349rwr_0_0_0_0 0/a
RC3+R
           712 -424
                        99
                            20 1 cs_nnd2n02c sl
                                                       cs_nnd2n02c_sl 42 N288 ---->{h}
C2339/y
                                R C3+R
                                           712 -424
                                                       99
                                                           20 1 cs_nnd2n02c sl
cs_nnd2n02c sl-
                  0 N288 ----> C2339/a
                                                               FC3+R
                                                                         665 -424
                                                                                      65
20 1 cs_nnd2n02c_sl
                           cs_nnd2n02c_sl 46 NET690 ---->{i} C2187/y
FC3+R
           665 -424
                            20 1 cs_nnd2n02c sl
                                                       cs_nnd2n02c_sl
                       65
                                                                        0 NET690 ---->
C2187/a
                                R C3+R
                                           630 -424
                                                            39 2 cs_nnd2n02c_sl
                                                       78
cs_nnd2n02c_sl 35 N29 ---->
                              C2020/v
                                                              RC3+R
                                                                         630 -424
                                                                                     78
39 2 cs_invvn01c st
                          cs invvn01c_sl
                                          0 N29 ---->
                                                      C2020/a
                                                                                      F
                     424 40 1 cs_invvn01c_sl
C3+R
         557 -424
                                                     cs_invvn01c_sl 73 du_iu_hold_aa_req
----> du_iu_hold_aa_req
                                          FC3+R
                                                    557 -424 424 40 1 PI
0 du_iu_hold_aa_req
IDCDSUC - Area: 4385.956543, Area(Weight): 1283.882935
                                                               > cputime Used 2.05 cpu
seconds or 00:00:02 wall time, used 0 bytes or 0 byte.
                                                      > echo {=== Discretization process ===}
=== Discretization process ===
                                    > time_units -nano
                                                             > time units -nano
cds_discrete -no_slew_violation
                                      > echo {Custom Synzilla Report} Custom Synzilla Report
> ps -cell Design /HISVHDL/IDCDSUC has:
                                             1 instances 0 upcells
                                                                  122 IN ports 73 OUT ports
787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 786 LINKED; 0 UNLINKED; 0 DC)
                                                                    0 buses
                                                                               1008 nets (0
multiply-driven; 0 undriven)
                                  2632 pins (0 inversions) 2.61 pins per net
                                                                               1551 literals
21 levels
                                  15 max fanout
           10 max fanin
                                                        Cell Information
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area 0)
                                                                    PSEUDO_REG
                                                                                    (ncount
83 : area
           0)
                                  cb_clk_32_1 (ncount
                                                        6: area 480)
cb_mode_block (ncount 1: area
                                  70)
                                                        cs_ao12n03c (ncount
                                                                               6: area
24)
                       cs_ao22n03c (ncount 15: area
                                                        90)
                                                                               cs ao22n10c
(ncount 1: area
                                             cs_invvn01c (ncount 130: area
                   18)
                                                                             260)
cs_invvn02c (ncount
                      7: area
                                14)
                                                        cs_invvn04c (ncount 5: area
                                                                                        10)
           cs_invvn05c (ncount
                                13 : area
                                            26)
                                                                    cs_invvn06c (ncount
: area 18)
                                  cs_invvn07c (ncount
                                                        9: area
                                                                  18)
cs_invvn08c (ncount 3: area
                                12)
                                                        cs_invvn09c (ncount 7: area
                                                                                        28)
           cs_invvn10c (ncount
                                 6: area
                                           24)
                                                                    cs_invvn11c (ncount
                                                                                         5
: area
        30)
                                  cs_invvn12c (ncount
                                                       21 : area
                                                                  126)
cs_invvn13c
            (ncount 4: area
                                32)
                                                        cs_invvn14c (ncount 1: area
           cs_invvn15c (ncount
                                 4: area
                                           40)
                                                                    cs_invvn16c (ncount
: area
        42)
                                  cs_invvn18c (ncount
                                                        1: area
                                                                  20)
cs_invvn19c (ncount
                      1 : area
                                25)
                                                        cs_nnd2n02c (ncount 185: area
555)
                      cs_nnd2n03c (ncount 3: area
                                                        9) .....
                                                                               cs_nnd2n04c
(ncount 3: area
                   9)
                                 cs_nnd2n05c (ncount
                                                        3: area
                                                                  12)
cs_nnd2n06c (ncount
                       2: area
                                 8)
                                                        cs_nnd2n07c (ncount
                                                                               2: area
8)
                      cs_nnd2n11c (ncount
                                             1 : area
                                                                               cs nnd2n12c
(ncount 1: area
                   12)
                                             cs_nnd2n13c (ncount 4: area
                                                                              60)
cs_nnd2n14c (ncount
                       2 : area
                                 38)
                                                        cs_nnd3n02c (ncount 27: area
108)
                      cs_nnd3n05c (ncount
                                             1: area
                                                        6)
                                                                               cs_nnd3n06c
(ncount 1: area
                                 cs_nnd3n09c (ncount
                   6)
                                                        1 : area
                                                                  12)
cs_nnd3n12c (ncount
                       1: area
                                 22)
                                                        cs_nnd4n03c (ncount
                                                                               6: area
30)
                      cs_nnd4n09c (ncount
                                             1: area
                                                       16)
                                                                               cs_nor2n02c
(ncount 10 : area
                   30)
                                             cs_nor2n04c (ncount 2: area
                                                                              6)
cs_nor2n12c (ncount
                      1 : area
                                12)
                                                        cs_nor3n03c (ncount
                                                                              1: area
           cs_nor3n10c (ncount 1: area
                                           12)
                                                                   cs_oa21n03c (ncount
```

```
cs_oa21n04c (ncount 1: area
                                                              5)
1: area
                                                    cs_oa22n03c (ncount 1: area
cs_oa21n05c (ncount 1: area
                               8)
                                                                         cs_xbo2n01d
                    cs xbn2n01b (ncount 1: area
                                                    8)
                               Total Area = 2441 (Comb = 1891 : Non-Comb = 550)
                  8)
(ncount
       1: area
> write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
/tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
                                                                 Sun Apr 18 21:57:29
1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                    EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                        Max. Endpoints: 2 Cause of Slack
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                 ----- Slack
Abbreviation Comparison/Description -----
                          Slack due to a point downstream on path Required Arrival Time
Continuation
                SlkCont
EQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME <
                                                         ClkGSet
                                                                   (DATA ARRIVAL
ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating Hold
          ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME + ADJUST )
ClkGHld
                       CIKTPW
                                  ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
Clock Tree Pulse Width
                                   Setup
                                          ( DATA ARRIVAL TIME + SETUP < CLOCK
TRAILING EDGE ) Setup
                                                   ( DATA ARRIVAL TIME - HOLD >
ARRIVAL TIME + ADJUST ) Hold
                                          Hold
                                                    EndOfC
                                                              ( DATA ARRIVAL TIME +
CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                               ClkPW
                                                                        (CLOCK
LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
                                                                           ClkSep
( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
ALTest
                               Slack discontinuity due to failed test
                     ATLimit
                                                               Num/
Arrival Time Limiting
                                       Delay/ Failed Test/ Test PinName
LimitedAT/
          AT Slack Slew CL FO Cell
                                               P Func T.Adj NetName
E Phase
                         _____
                   1 slow_mode_blk.reg_n.lat_0/BASE_REG/a
                                                               FC3+R
                                                                        1745 -424
                       05d cl_invvn05d 39 DELAY Setup
0 29 1 cl invvn
slow_mode_blk.reg_n.lat_0/BASE_REG/c1
                                          F C3-
                                                             60 238 14 cl_invvn
                                                   160
       1200 c1 ----> slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/OUT
                                                                    FC3+R
05d
                                        0 DELAY ---->
       0 29 1 AND
                               AND
-424
                                                       1793 -424
                                                                   106 16 1 AND
slow_mode_blk.reg_n.lat_0/DELAY_ELEMENT/IN1
                                              RC3+R
       -48 a ----> slow mode blk.reg_n.lat_0/a
                                                      R C3+R
                                                                1793 -424
                                                                              RC3+R
                       PSEUDO REG
                                     0 a ---->{a} C2841/y
1 PSEUDO REG
                                       02c cs_nnd2n02c 0 N95 ----> C2841/a
1793 -424 106 16 1 cs_nnd2n
                                                02c cs_nnd2n02c 53 N935 ---->{b}
         1740 -424 77 17 1 cs_nnd2n
FC3+R
                                                       17 1 cs_nnd2n
                                                                             02c
                             FC3+R
                                      1740 -424 77
C2821/v
                                                                              109
cs_nnd2n02c
                                                        R C3+R
                                                                 1694
                                                                       -424
              0 N935 ---> C2821/b
                     02c cs_nnd2n02c 46 N512 ---->{c} C2798/y
17 1 cs_nnd2n
                                                                0 N512 ---> C2798/a
                                               02c cs_nnd2n02c
                   109 17 1 cs_nnd2n
       1694 -424
         1634 -424
                     103
                           35 2 cs_nnd2n
                                                02c cs nnd2n02c 61 N1527 ---->
FC3+R
                                       1634 -424 103 35 2 cs_invvn
                             FC3+R
                                                                             01c
C2778/v
                                                        R C3+R
                                                                 1552 -424
                                                                             215
cs invvn01c
             0 N1527 ----> C2778/a
                    01c cs_invvn01c 82 N931 ---->{d} C2754/y
                                                                                R
66 4 cs invvn
                                               03c cs_nnd2n03c
                                                                0 N931 ----> C2754/b
                    215 66 4 cs nnd2n
        1552 -424
C3+R
                                                03c cs_nnd2n03c 121 N1555 ---->
FC3+R
               -424
                      99 85 5 cs nnd2n
         1431
                    FC3+R
                              1431 -424
                                           99 85 5 cs invvn
                                                                    05c cs invvn05c
0 N1555 ----> C2588/a
                                           RC3+R
                                                    1366 -424
                                                                115
                                                                     24 1 cs invvn
                                                             R C3+R
                                                                      1366 -424
05c cs invvn05c 66 N1730 ---->{e} C2554/y
                                            0 N1730 ----> C2554/b
115 24 1 cs_nnd2n
                           03c cs_nnd2n03c
                                                03c cs_nnd2n03c 66 N1652 ---->
         1300 -424
                         87 5 cs_nnd2n
FC3+R
                      78
                             FC3+R
                                       1300 -424
                                                   78
                                                       87 5 cs_invvn
C2464/y
                                                        R C3+R 1248 -424 117
             0 N1652 ----> C2464/a
cs invvn07c
                                                                                 R
                    07c cs_invvn07c 52 N1749 ---->{f} C2412/y
31 1 cs invvn
```

```
FC3+R
       1202 -424
                 45 27 1 cs_nnd3n
                                      06c cs nnd3n06c
                                                  46 N1713 ---->
                       FC3+R
                              1202 -424 45 27 1 cs_invvn
                                                            07c
R C3+R
                                                   1171 -424 175
49 2 cs_invvn 07c cs_invvn07c 31 br_wrong_targ ---> br_wrong_targ
      1171 -424 175 49 2 PI
                                         0 br_wrong_targ
              2 dcd succ last
                                         R C3+R
                                                1351 -422
                                                          123 1078 7
PO
                 0 dcd_succ_last_t1 RAT
                                                             929
0 ----> C2744/v
                                    1351 -422 123 1078 7 cs invvn
                           R C3+R
F C3+R
                                                             1285
    83 302 4 cs_invvn 18c cs_invvn18c 66 N675 ---->{a} C2738/y
FC3+R
      1285 -422
                83 302 4 cs nnd2n
                                 14c cs_nnd2n14c
                                                   0 N675 ---->
C2738/b
                       R C3+R
                              1235 -422 118 1261 4 cs_nnd2n
                                                              14c
cs_nnd2n14c 50 N1098 ---> C2734rwr/y
                                              R C3+R
                                                     1235 -422
1261 4 cs invvn
            19c cs_invvn19c
                              0 N1098 ----> C2734rwr/a
C3+R
      1178 -422
                54 310 1 cs invvn
                                    19c cs invvn19c 56 N1097 ---->
C2728rwr/y
                        F C3+R 1178 -422 54 310 1 cs_invvn
                                                             16c
R C3+R
                                                   1145 -422
                                                              104
181 2 cs_invvn 16c cs_invvn16c 33 N1692 ---->{b} C2725rwr/y
                                                                 R
     1145 -422 104 181 2 cs nnd2n
                                    C2725rwr/a
                        FC3+R
                               1090 -422 91 161 2 cs_nnd2n
                                                              13c
cs_nnd2n13c 56 N1479 ---->{c} C2721rwr/y
                                              FC3+R
                                                     1090
161 2 cs_nnd3n 12c cs_nnd3n12c
                               0 N1479
----> C2721rwr/a
                            R C3+R
                                   1025 -422
                                            199 115 2 cs_nnd3n
12c cs_nnd3n12c 65 N1497 ---->{d} C2709rwr/y
                                                 R C3+R 1025 -422
199 115 2 cs_nor3n 10c cs_nor3n10c 0 N1497 ---> C2709rwr/c
F C3+R 912 -422 115 52 1 cs_nor3n
                                     10c cs_nor3n10c 113 N1976 ---->{e}
C2579rwr_0_0/y
                         FC3+R
                                 912 -422 115 52 1 cs_nnd3n
R C3+R
                                                       840 -422
                                                               171
                05c cs nnd3n05c 72 N1719 ---->{f} C2599rwr_0_0_0/y
40 2 cs_nnd3n
       840 -422 171 40 2 cs_nor2n 04c cs_nor2n04c 0 N1719 ---->
                F C3+R
C2599rwr_0_0_0/b
                                 747 -422 109 21 1 cs_nor2n
                                                                04c
cs_nor2n04c 93 N1956 ---->{g} C2440rwr/y
                                              F C3+R
                                                    747 -422
                                                              109
C3+R 679 -422 144 18 1 cs_nnd4n 03c cs_nnd4n03c 68 N283 ---->{h} C2318/v
R C3+R
       679 -422 144 18 1 cs oa21n
                                     FC3+R
                               598 -422 81 37 2 cs_oa21n
                                                            .04c
cs_oa21n04c 81 three_branches ---> three_branches
                                                   F C3+R
                                                            598
-422 81 37 2 PI 0 three_branches
```

06c cs_nnd3n06c

0 N1749 ---> C2412/a

C3+R

1248 -424 117 31 1 cs_nnd3n

1 RISE: transition 390, limit 290; FALL: transition 390, limit 290 INet violation 1.345, multiplier 1 RISE: transition 500, limit 290: du ju store_status(2):a has transition violation 1.724, multiplier FALL: transition 500, limit 290 INet eu_iu_srlz_op_actn(0):a has transition violation 1.29, multiplier 1 RISE: transition 366, limit 290; FALL: transition 374, limit 290 INet eu_iu_srlz_op_actn(1):a has tion 341, limit 290 INet eu_iu_srlz_op_encode(0):a has transition violation 1.383, multiplier RISE: transition 401, limit 290; FALL: transition 401, limit 290 lNet eu_iu_srlz_op_encode(1):a has transition violation 1.379, multiplier 1 RISE: transition 400, limit 290; FALL: transition limit 290 INet eu_iu_srlz_op_encode(2):a has transition violation 1.448, multiplier transition 420, limit 290; FALL: transition 420, limit 290 INet eu_iu_srlz_op_encode(3):a has 1 RISE: transition 302, limit 290; FALL: transition 295, limit transition violation 1.041, multiplier 1 RISE: transition 406, 290 INet eu_iu_srlz_op_encode(4):a has transition violation 1.4, multiplier limit 290; FALL: transition 405, limit 290 INet eu_iu_srlz_op_encode(5):a has transition violation 1 RISE; transition 373, limit 290; FALL: transition 373, limit 290 INet 1,286, multiplier eu_iu_srlz_op_encode(6):a has transition violation 1.221, multiplier 1 RISE: transition 354, limit 290; FALL: transition 336, limit 290 INet eu_iu_srlz_op_encode(7):a has transition violation 1.372, 1 RISE: transition 398, limit 290; FALL: transition 395, limit 290 INet 1 RISE: transition eu iu srlz_op_encode(8):a has transition violation 1.266, multiplier 290; FALL: transition 367, limit 290 INet eu_iu_srlz_op_encode(9):a has transition violation 1.114, 1 RISE: transition 323, limit 290; FALL: transition 319, limit 290 INet eu iu_srlz_op_encode(11):a has transition violation 1.724, multiplier 1 RISE: transition 500, limit 290; FALL: transition 500, limit 290 INet dcd_succ_last_t1:y has cap violation 1.077, load 1078, 1 slack -421.9 INet N22:y has cap violation 1.204, load 1205, limit 1001, limit 1001, multiplier 1 slack 611.4 INet N26:y has cap violation 1.216, load 1218, limit 1001, multiplier slack 377.5 INet N36:y has cap violation 1.179, load 1180, limit 1001, multiplier 1 slack 613.3 INet N1098:y has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -421.9 INet N2016:b 1 RISE: transition 296.8, limit 290; FALL: transition 142.2, has transition violation 1.023, multiplier limit 290 INet gbfonet_2:y has cap violation 1.218, load 1219, limit 1001, multiplier 20.51 INet gbfonet_15:y has cap violation 1.169, load 1170, limit 1001, multiplier 1 slack 354.5 INet obfonet_16:y has cap violation 1.108, load 1109, limit 1001, multiplier 1 slack 480 IDesign > resize -trace 0 -examine 10 -local IDCDSUC has 33 violations > cpr_eval -mincut -inc -rank 1 ... INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1 slack -421.9 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.075, load 1 slack -421.8 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1076, limit 1001, multiplier 1 slack -422 INet N1555:b has transition violation 1.117. 1.079, load 1080, limit 1001, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:c has multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: 290 INet N1555:b has transition violation 1.117, multiplier transition 198.9. limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has ion 198.9, limit 290 INet N1555:c has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: Net N1555:b has transition violation 1.117, multiplier transition 198.9, limit 290 INet N1652:b has transition violation 1.138, multiplier 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1652:b has transition violation 1.138, 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1652:b has multiplier 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit transition violation 1.138, multiplier 1 RISE: transition 330, limit 290; FALL: 290 INet N1652:b has transition violation 1.138, multiplier transition 202.6, limit 290 INet N1652:b has transition violation 1.138, multiplier 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1652:b has transition violation 1.138, 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1652:b has multiplier 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit transition violation 1.138, multiplier 290 INet N1652:b has transition violation 1.138, multiplier 1 RISE: transition 330, limit 290; FALL:

transition 202.6, limit 290 INet N1652:b has transition violation 1.138, multiplier 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1652:b has transition violation 1.138, 1 RISE: transition 330, limit 290; FALL: transition 202.6, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:c has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:c has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117. multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1555:b has transition violation 1.117, multiplier 1 RISE: transition 324, limit 290; FALL: transition 198.9, limit 290 INet N1692:b has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:a has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:b has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:a has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; ISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:a has transition violation 1.539, multiplier 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 lNet N1692:b has transition violation 1.539, multiplier 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:a has transition violation 1.539, multiplier 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:b has transition violation 1.189, 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1692:a has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1692:b has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1692:a has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1_RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 Net N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.97, 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has multiplier transition violation 1.51, multiplier 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, multiplier 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, multiplier 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.006, multiplier 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition violation 1.006, multiplier 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition violation 1.006, multiplier transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition violation 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet 1.006, multiplier

1 RISE: transition 664.4, limit 290; FALL: transition N1497:b has transition violation 2.291, multiplier 1 RISE: transition 664.4, limit 290; FALL: transition 240, as transition violation 2.291, multiplier 1 RISE: transition 664.4, limit limit 290 INet N1497:b has transition violation 2.291, multiplier 290; FALL: transition 240, limit 290 INet N1497:a has transition violation 2.291, multiplier transition 664.4, limit 290; FALL: transition 240, limit 290 INet N1497:b has transition violation 1 RISE: transition 514, limit 290; FALL: transition 189.8, limit 290 INet 1.773, multiplier 1 RISE: transition 514, limit 290; FALL: transition N1497:a has transition violation 1.773, multiplier 1 RISE: transition 514, limit 189.8, limit 290 INet N1497:b has transition violation 1.773, multiplier 290; FALL: transition 189.8, limit 290 INet N1497:a has transition violation 1.773, multiplier RISE: transition 514, limit 290; FALL: transition 189.8, limit 290 INet N1497:b has transition 1 RISE: transition 434.7, limit 290; FALL: transition 163.7, limit 290 violation 1.499, multiplier 1 RISE: transition 434.7, limit 290; FALL: INet N1497:a has transition violation 1.499, multiplier 1 RISE: transition transition 163.7, limit 290 INet N1497:b has transition violation 1.499, multiplier 434.7, limit 290; FALL: transition 163.7, limit 290 INet N1497:a has transition violation 1.499, 1 RISE: transition 434.7, limit 290; FALL: transition 163.7, limit 290 INet N1497:b has 1 RISE: transition 364.4, limit 290; FALL: transition 144, limit transition violation 1.256, multiplier 290 INet N1497:a has transition violation 1.256, multiplier 1 RISE: transition 364.4, limit 290; FALL: transition 144, limit 290 INet N1497:b has transition violation 1.256, multiplier transition 364.4, limit 290; FALL: transition 144, limit 290 INet N1497:a has transition violation 1 RISE: transition 364.4, limit 290; FALL: transition 144, limit 290 INet 1 RISE: transition 306.8, limit 290; FALL: transition N1497:b has transition violation 1.058, multiplier 128.2, limit 290 INet N1497:a has transition violation 1.058, multiplier 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 INet N1497:b has transition violation 1.058, multiplier 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 INet N1497:a has transition 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 violation 1.058, multiplier INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 RISE: transition 742.7, limit 290; FALL: INet N675:a has transition violation 2.561, multiplier transition 510, limit 290 INet N675:a has transition violation 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:b has transition violation 2.561, 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:a has 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit transition violation 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: 290 INet N675:a has transition violation 2.561, multiplier transition 510, limit 290 INet N675:a has transition violation 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:b has transition violation 2.561, 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:a has 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit transition violation 2.561, multiplier 290 INet N1098:dcd_success has cap violation 1.175, load 1176, limit 1001, multiplier 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:a 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, has transition violation 1.978, multiplier 1 RISE: transition 573.7, limit 290; limit 290 INet N675:b has transition violation 1.978, multiplier FALL: transition 401.6, limit 290 INet N675:a has transition violation 1.978, multiplier transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:a has transition violation 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:a 1.978, multiplier 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, has transition violation 1.978, multiplier 1 RISE: transition 573.7, limit 290; limit 290 INet N675:b has transition violation 1.978, multiplier FALL: transition 401.6, limit 290 INet N675:a has transition violation 1.978, multiplier transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N1098:dcd_success has cap 1 slack -216.3 INet N675:a has transition violation violation 1.178, load 1179, limit 1001, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit 290; limit 290 INet N675:b has transition violation 1.608, multiplier FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a has transition violation 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, has transition violation 1.608, multiplier

limit 290 INet N675:b has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N1098:dcd_success has cap violation 1.181, load 1182, limit 1001, multiplier 1 slack -216.4 INet N675:a has transition violation 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a 1.299, multiplier has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:b has transition violation 1.299, multiplier 1 RISE: transition 376.7. limit 290: FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, multiplier transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a 1.299, multiplier has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:b has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290: FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, multiplier transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N1098:dcd_success has cap violation 1.185, load 1186, limit 1001, multiplier 1 slack -216.5 INet N675:a has transition violation 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a 1.03, multiplier has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:b has transition violation 1.03, multiplier 1 RISE: transition 298.7. limit on 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 Net N675:b has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N1098:dcd_success has cap violation 1.19, 1 slack -216.7 INet N1098:dcd_success has cap violation 1.196, load 1191, limit 1001, multiplier load 1197, limit 1001, multiplier 1 slack -216.8 INet N1098:dcd_success has cap violation 1.204, load: 1205, limit 1001, multiplier 1 slack -217.1 INet N1098:dcd_success has cap violation 1.214, load: 1215, limit 1001, multiplier 1 slack -217.4 INet N1098:dcd_success has cap violation 1.225, load: 1227, limit 1001, multiplier 1 slack -217.7 INet N1098:dcd_success has cap violation 1.241, load 1242, limit 1001, multiplier 1 slack -218.1 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -218.7 INet N1098:dcd_success has cap violation 1.26. load: 1261, limit 1001, multiplier 1.slack -218.7 ...INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -518.9 INet N1098:dcd_success has transition violation 1.774, multiplier 1 RISE: transition 807.2, limit 455; FALL: transition 494.8, limit 455 INet N1098:b has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:a has transition violation 2.784, multiplier 1 RISE: transition 807.2. limit 290; FALL: transition 494.8, limit 290 INet N1098:b has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -518.9 INet N1098:dcd_success has transition violation 1.774, multiplier 1 RISE: transition 807.2, limit 455; FALL: transition 494.8, limit 455 INet N1098:b has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:a has transition violation 2.784, multiplier transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:b has transition violation 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -448.6 INet N1098:dcd_success has transition violation 1.44, multiplier 1 RISE: transition 655, limit 455: FALL: transition 395.9, limit 455 lNet N1098:b has transition violation 2.259, multiplier transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:a has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:b has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -448.6 INet N1098:dcd_success has transition violation 1.44, multiplier 1 RISE: transition 655, limit 455; FALL: transition 395.9, limit 455 INet N1098:b has transition violation 2.259, :a has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition

395.9, limit 290 INet N1098:b has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, 1 slack -408.9 INet N1098:dcd_success has transition violation 1.139, limit 1001, multiplier 1 RISE: transition 518.2, limit 455; FALL: transition 321.8, limit 455 INet N1098:b has 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit transition violation 1.787, multiplier 1 RISE: transition 518.2, limit 290; 290 INet N1098:a has transition violation 1.787, multiplier FALL: transition 321.8, limit 290 INet N1098:b has transition violation 1.787, multiplier transition 518.2, limit 290; FALL: transition 321.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -408.9 INet N1098:dcd_success has 1 RISE: transition 518.2, limit 455; FALL: transition 321.8, limit transition violation 1.139, multiplier 1 RISE: transition 518.2, limit 290; 455 INet N1098:b has transition violation 1.787, multiplier FALL: transition 321.8, limit 290 INet N1098:a has transition violation. 1.787, multiplier transition 518.2, limit 290; FALL: transition 321.8; limit 290 INet N1098:b has transition violation 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit 290 INet 1.787, multiplier N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -341.5 INet 1 RISE: transition 417.9, limit 290; FALL: transition N1098:b has transition violation 1.441, multiplier 253.3, limit 290 INet N1098:a has transition violation 1.441, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 INet N1098:b has transition violation 1.441, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 INet N1098:dcd_success has 1 slack -341.5 INet N1098:b has transition cap violation 1.26, load 1261, limit 1001, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 violation 1.441, multiplier 1 RISE: transition 417.9, limit 290; FALL: INet N1098:a has transition violation 1.441, multiplier transition 253.3, limit 290 INet N1098:b has transition violation 1.441, multiplier 1 RISE: transition 417.9. limit 290; FALL: transition 253.3, limit 290 INet N1098:dcd_success has cap violation 1.26, 1 slack -304.1 INet N1098:b has transition violation 1.153, load 1261, limit 1001, multiplier multiplier 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet N1098:a has 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit transition violation 1.153, multiplier 1 RISE: transition 334.3, limit 290; 290 INet N1098:b has transition violation 1.153, multiplier FALL: transition 203.3, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1 slack -304.1 Net N1098:b has transition violation 1.153, multiplier 1001, multiplier transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet N1098:a has transition violation 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet 1.153, multiplier 1 RISE: transition 334.3, limit 290; FALL: transition N1098:b has transition violation 1.153, multiplier 203.3, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -276.1 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1001, multiplier 1 slack -256.6 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1 slack -256.6 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -241.8 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -241.8 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -231.3 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -231.3 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -223.6 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -223.6 INet N1097:a has transition violation 1.339, multiplier 1 RISE: 1001, multiplier transition 388.3, limit 290; FALL: transition 237.4, limit 290 INet-N1097:a has transition violation 1 RISE: transition 388.3, limit 290; FALL: transition 237.4, limit 290 INet 1.339, multiplier 1 RISE: transition 313.9, limit 290; FALL: transition N1097:a has transition violation 1.082, multiplier 190.2, limit 290 INet N1097:a has transition violation 1.082, multiplier 1 RISE: transition 313.9, limit 290; FALL: transition 190.2, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1 slack -421.9 INet dcd_succ_last_t1:dcd_succ_last has 1.077, load 1078, limit 1001, multiplier cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -421.9 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -747 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.881, multiplier 855.9, limit 455; FALL: transition 523.3, limit 455 INet dcd_succ_last_t1:a1 has transition violation 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290;

FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -747 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.881, multiplier 855.9, limit 455; FALL: transition 523.3, limit 455 INet dcd_succ_last_t1:a1 has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet ion 1.077, load 1078, limit 1001, multiplier 1 slack -669.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.516, multiplier 1 RISE: transition 690, limit 455; FALL: transition 422.9, limit 455 INet dcd_succ_last_t1:a1 has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -669.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.516, multiplier 1 RISE: transition 690, limit 455; FALL: transition 422.9, limit 455 INet dcd_succ_last_t1:a1 has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290: FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 Net dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9. limit 290 INet dcd_succ_last_t1:b has transition violation_2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -608 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.231, multiplier transition 559.9, limit 455; FALL: transition 338.4, limit 455 INet dcd_succ_last_t1:a1 has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -608 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.231, multiplier 1 RISE: transition 559.9, limit 455; FALL: transition 338.4, limit 455 INet dcd_succ_last_t1:a1 has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, has transition violation 1.931, multiplier

290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9. 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, limit 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet multiplier dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1 slack -564 INet dcd_succ_last_t1:a1 has transition violation 1.527, 1078, limit 1001, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet 1 RISE: transition 442.9, limit dcd_succ_last_t1:b has transition violation 1.527, multiplier FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:b has 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit transition violation 1.527, multiplier 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack 1 RISE: transition 442.9, limit -564 INet dcd_succ_last_t1:a1 has transition violation 1.527, multiplier 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:b has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290 INet dcd_succ_last_t1:b has transition violation 1.527, multiplier 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit transition violation 1.527, multiplier 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -514.6 INet dcd_succ_last_t1:a1 has transition violation 1.232, multiplier 1 RISE: transition 357.2. limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:b has transition violation 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290;-FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:b has transition violation 1.232, multiplier RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit transition violation 1.232, multiplier 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, 1 slack -514.6 INet dcd_succ_last_t1:a1 has transition violation load 1078, limit 1001, multiplier tion 216.5, limit 290 INet dcd_succ_last_t1:b has transition violation 1.232, multiplier transition 357.2 limit 290: FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has transition 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 violation 1.232, multiplier 1 RISE: transition 357.2, limit 290; INet dcd succ last t1:b has transition violation 1.232, multiplier FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit transition violation 1.232, multiplier 290 INet dcd succ last t1:dcd succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -482.5 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, 1 slack -482.5 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, multiplier 1 slack -461.5 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, limit 1001, multiplier 1 slack -461.5 INet dcd_succ_last_t1:dcd_succ_last has cap load 1078, limit 1001, multiplier 1 slack -445.7 INet violation 1.077, load 1078, limit 1001, multiplier dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -445.7 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -433.9 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, 1 slack -433.9 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, 1 slack -426.3 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, limit 1001, multiplier load 1078, limit 1001, multiplier 1 slack -426.3 INet N1781:a has transition violation 1.002, 1 RISE: transition 290.7, limit 290; FALL: transition 217, limit 290 INet N1781:b has 1 RISE: transition 290.7, limit 290; FALL: transition 217, limit transition violation 1.002, multiplier

```
290 INet N1781:a has transition violation 1.002, multiplier 1 RISE: transition 290.7, limit 290;
FALL: transition 217, limit 290 INet N1781:b has transition violation 1.002, multiplier
transition 290.7, limit 290; FALL: transition 217, limit 290 resize
                                                            Area: before 4516.00 after
                    4516.00 (0.00 %)
(0.00\%)
          Time: 5.610000
                                 > write_end_point_report -points 3 [ET-0018]:>Begin...New
EndPoint Report
                   for file /tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
Sun Apr 18 21:57:39 1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                                  EDA EinsTimer
EndPoint Report Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack:
-1.13427E+38
                     Max. Slack: 1.13427E+38 Sort Field: Slack
                                                                    Max.
Endpoints: 3 Cause of Slack
                                Abbreviation Comparison/Description ------
------ Slack Continuation
                                           SlkCont
                                                     Slack due to a point downstream on
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted
path Required Arrival Time
                          RAT
Required Arrival Time AssrtRAT
                           (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock
                          ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
Gating Setup
                ClkGSet
ARRIVAL TIME + ADJUST ) Clock Gating Hold
                                           ClkGHld
                                                     ( DATA ARRIVAL TIME - CLOCK
GATING HOLD > CLOCK ARRIVAL TIME + ADJUST ) Clock Tree Pulse Width
                                                                  ClkTPW
CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) Setup
                                                                           Setup
+ SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold
                                                         Hold
                                                                 ( DATA ARRIVAL
TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
                                                               EndOfC
                                                                         (DATA
ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                                         ClkPW
( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
         ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME
                   ALTest
FROM CLOCK + ADJUST ) Arrival Time Limiting
                                           ATLimit
                                                     Slack discontinuity due to failed test
Num/
                                LimitedAT/
                                                                      Delay/
Failed Test/ Test PinName
                                                     AT Slack Slew CL FO Cell
                                            E Phase
P Func T.Adj NetName
_____
PO
                    0 dcd_succ_last_t1 RAT
                                                                          929
0 ----> C2744/v
                       R C3+R 1345 -416 123 1078 7 cs invvn
18c cs invvn18c
               0 dcd_succ_last_t1 ---> C2744/a
                                                                FC3+R
                                                                         1279
-416 83 302 4 cs_invvn _____18c cs_invvn18c 66 N675 ---->{a} C2738/y
FC3+R
        1279 -416
                    83 302 4 cs_nnd2n
                                             C2738/b
                            R C3+R
                                    1228 -416 118 1261 4 cs_nnd2n
                                                                           14c
cs_nnd2n14c 50 N1098 ----> C2734rwr/y
                                                       R C3+R
                                                                1228 -416
                                                                           118
1261 4 cs_invvn
                   C3+R
       1172 -416 54 310 1 cs invvn
                                           19c cs_invvn19c 56 N1097 ---->
C2728rwr/y
                            FC3+R
                                     1172 -416
                                                 54 310 1 cs invvn
                                                                          16c
cs invvn16c
            0 N1097 ----> C2728rwr/a
                                                      RC3+R
                                                              1139 -416
                                                                          104
181 2 cs invvn
                    16c cs_invvn16c 33 N1692 ---->{b} C2725rwr/y
                                                                              R
       1139 -416
C3+R
                  104 181 2 cs nnd2n
                                            13c cs_nnd2n13c
                                                             0 N1692 ---->
C2725rwr/a
                                     1083 -416 91 161 2 cs_nnd2n
                             FC3+R
                                                                           13c
cs_nnd2n13c 56 N1479 ---->{c} C2721rwr/y
                                                       FC3+R
                                                                1083 -416
                                                                            91
161 2 cs nnd3n
                     12c cs_nnd3n12c
                                     0 N1479 ----> C2721rwr/a
        1019 -416
R C3+R
                   199 115 2 cs nnd3n
                                              12c cs_nnd3n12c 65 N1497 ---->{d}
C2709rwr/y
                            R C3+R
                                     1019 -416 199 115 2 cs_nor3n
                                                                           10c
cs nor3n10c
            0 N1497 ----> C2709rwr/c
                                                      FC3+R
                                                               907
                                                                          92
                    10c cs_nor3n10c 111 N1976 ---->{e} C2579rwr_0_0/y
52 1 cs_nor3n
FC3+R
         907
             -416
                    92 52 1 cs nnd3n
                                            07c cs_nnd3n07c
                                                             0 N1976 --->
C2579rwr_0_0/c
                                                  189 47 2 cs_nnd3n
                              R C3+R
                                        849 -416
                                                                            07c
            R C3+R
                      849 -416 189 47 2 cs_nor2n
                                                          04c cs_nor2n04c
                                                                          0
N1719 ----> C2599rwr_0_0_0/b
                                          FC3+R
                                                   747 -416 109
                                                                   21 1 cs nor2n
FC3+R
                                                                    747 -416
109 21 1 cs_nnd4n
                         03c cs_nnd4n03c
                                         0 N1956 ----> C2440rwr/b
```

```
R C3+R 679 -416 144 18 1 cs_nnd4n 03c cs_nnd4n03c 68 N283 ---->{h}
                        R C3+R 679 -416 144 18 1 cs_oa21n 04c
C2318/y
                                                FC3+R 598 -416 81 37
F C3+R 598 -416 81 37 2 Pl 0 three_branches
------ 2 dcd_succ_last F C3+R 1294 -415 79 1078 7
PO 0 dcd_succ_last_t1 RAT 0 ----> C2744/y F C3+R
                                                                    879
                            F C3+R 1294 -415 79 1078 7 cs_invvn
R C3+R
-415 119 302 4 cs_invvn 18c cs_invvn18c 53 N675 ---->{a} C2738/y
R C3+R 1241 -415 119 302 4 cs_nnd2n 14c cs_nnd2n14c 0 N675 ---->
                        F C3+R 1175 -415 76 1261 4 cs_nnd2n 14c
C2738/b
                                                   F C3+R 1175 -415
cs nnd2n14c 66 N1098 ----> C2734rwr/y
1261 4 cs_invvn 19c cs_invvn19c 0 N1098 ----> C2734rwr/a
C3+R 1130 -415 80 310 1 cs_invvn 19c cs_invvn19c 45 N1097 ---->
                 R C3+R 1130 -415 80 310 1 cs_invvn
C2728rwr/v
F C3+R 1089 -415
R C3+R 1041 -415 132 161 2 cs_nnd2n
C2725rwr/a

      cs_nnd2n13c
      48 N1479 ---->{c} C2721rwr/y
      R C3+R
      1041 -415 132

      161 2 cs_nnd3n
      12c cs_nnd3n12c
      0 N1479 ----> C2721rwr/c
      F

      C3+R
      969 -415 60 113 2 cs_nnd3n
      12c cs_nnd3n12c
      72 N892 ---->{d} C2338/y

      F C3+R
      969 -415 60 113 2 cs_nnd2n
      13c cs_nnd2n13c
      0 N892 ----> C2338/a

      R C3+R
      937 -415 72 124 3 cs_nnd2n
      13c cs_nnd2n13c
      32 N1119 ---->

                         R C3+R 937 -415 72 124 3 cs_invvn 13c
 C2905/v
cs_invvn13c 0 N1119 ----> C2905/a
63 90 1 cs_nor2n 12c cs_nor2n12c 0 N2010 ----> C2906/a
R C3+R 868 -415 80 76 1 cs_nor2n 12c cs_nor2n12c 33 dcd_blk_dsucc ----> dcd_blk_dsucc R C3+R 868 -415 80 76 1 Pl
dcd blk dsucc
AND 0 DELAY ----> eu_dsbl_aftr.req_n.lat_0/DELAY_ELEMENT/IN1 R C3+R 1769
-401 98 16 1 AND AND -48 a ----> eu_dsbl_aftr.reg_n.lat_0/a
R C3+R 1769 -401 98 16 1 PSEUDO_REG PSEUDO_REG 0 a ----> C2874/y
R C3+R 1769 -401 98 16 1 cs_invvn 01c cs_invvn01c 0 N145 ----> C2874/a
F C3+R 1718 -401 74 16 1 cs_invvn 01c cs_invvn01c 51 N1013 ---->{a}
                        F C3+R 1718 -401 74 16 1 cs_nnd2n 02c
cs_nnd2n02c 0 N1013 ----> C2856/b
                                                  R C3+R 1674 -401 109
C3+R 1674 -401 109 17 1 cs_nnd2n 02c cs_nnd2n02c 0 N522 ----> C2833/b F C3+R 1601 -401 124 234 14 cs_nnd2n 02c cs_nnd2n02c 73 N1290 ---->
                          F C3+R 1601 -401 124 234 14 cs_invvn 08c
C2800/v
cs invvn08c 0 N1290 ----> C2800/a
                                                 R C3+R 1510 -401 166
37 1 cs_invvn 08c cs_invvn08c 92 N1648 ---->{c} C2779/y
F C3+R 1403 -401 134 107 6 cs_invvn
                                             R C3+R 1315 -401 122
cs invvn04c 0 N1645 ---> C2646/a
```

```
04c cs_invvn04c 89 N1746 ---->{d} C2620/y
21 1 cs_invvn
C3+R
        1315
              -401
                     122
                          21 1 cs_nnd2n
                                                  02c cs nnd2n02c
                                                                     0 N1746 ---->
                                                                                   C2620/b
FC3+R
          1232 -401
                       134
                             67 4 cs nnd2n
                                                    02c cs_nnd2n02c
                                                                      83 N1740 --->
C2602/v
                               FC3+R
                                         1232 -401
                                                      134 67 4 cs_invvn
                                                                                   02c
cs invvn02c
                            C2602/a
              0 N1740 ---->
                                                            RC3+R
                                                                      1132
                                                                            -401
                                                                                   168
37 2 cs. invvn
                      02c cs_invvn02c 100 N905 ---->{e} C2546/y
                                                                                      R
 -401
        168
              37 2 cs_nnd2n
                                     02c cs_nnd2n02c
                                                       0 N905 ---->
                                                                     C2546/b
FC3+R
         1044 -401
                       68
                            17 1 cs_nnd2n
                                                   02c cs nnd2n02c
                                                                     88 N1647 ---->
C1928/v
                               FC3+R
                                         1044
                                                -401
                                                       68
                                                            17 1 cs_invvn
cs_invvn01c
             0 N1647 ---->
                            C1928/a
                                                            RC3+R
                                                                       988
16 1 cs invvn
                      01c cs_invvn01c
                                       56 eu_iu_fxu_exc_cond ----> eu_iu_fxu_exc_cond
R C3+R
          988
                      390
                            16 1 PI
               -401
                                                        0 eu_iu_fxu_exc_cond
```

> resize -trace 0 -examine 10 -local -critical -inc -rank ... INet N1692:b has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:a has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:b has transition violation 1.904, multiplier RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:a has transition violation 1.904, multiplier 1 RISE: transition 552.3, limit 290; FALL: transition 381.9, limit 290 INet N1692:b has transition violation 1.539, multiplier 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:a has transition violation 1.539, multiplier 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:b has transition violation 1.539, 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:a has multiplier transition violation 1.539, multiplier 1 RISE: transition 446.2, limit 290; FALL: transition 306.4, limit 290 INet N1692:b has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1692:a has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1692:b has transition violation 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet 1.189, multiplier N1692:a has transition violation 1.189, multiplier 1 RISE: transition 344.7, limit 290; FALL: transition 241.3, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1. limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 2.428, multiplier 1 RISE: transition 704.1, limit 290; FALL: transition 513.2, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.97, multiplier 1 RISE: transition 571.4, limit 290; FALL: transition 414.1, limit 290 INet N1479:a has transition violation 1.51, multiplier 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, ALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, multiplier transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.51, multiplier 1 RISE: transition 437.8, limit 290; FALL: transition 321.2, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6. limit 290: FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, multiplier transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.23, multiplier 1 RISE: transition 356.6, limit 290; FALL: transition 259, limit 290 INet N1479:a has transition violation 1.006, multiplier 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition violation 1.006, multiplier 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition violation 1.006, multiplier RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 INet N1479:a has transition 1 RISE: transition 291.7, limit 290; FALL: transition 210.4, limit 290 violation 1.006, multiplier Net N1497:b has transition violation 2.291, multiplier 1 RISE: transition 664.4, limit 290; FALL:

transition 240, limit 290 INet N1497:a has transition violation 2.291, multiplier 664.4, limit 290; FALL: transition 240, limit 290 INet N1497:b has transition violation 2.291, 1 RISE: transition 664.4, limit 290; FALL: transition 240, limit 290 INet N1497:a has 1 RISE: transition 664.4, limit 290; FALL: transition 240, limit transition violation 2.291, multiplier 1 RISE: transition 514, limit 290; FALL: 290 INet N1497:b has transition violation 1.773, multiplier transition 189.8, limit 290 INet N1497:a has transition violation 1.773, multiplier 514, limit 290; FALL: transition 189.8, limit 290 INet N1497:b has transition violation 1.773, 1 RISE: transition 514, limit 290; FALL: transition 189.8, limit 290 INet N1497:a has multiplier 1 RISE: transition 514, limit 290; FALL: transition 189.8, limit transition violation 1.773, multiplier 1 RISE: transition 434.7, limit 290; 290 INet N1497:b has transition violation 1.499, multiplier FALL: transition 163.7, limit 290 INet N1497:a has transition violation 1.499, multiplier transition 434.7, limit 290; FALL: transition 163.7, limit 290 INet N1497:b has transition violation 1 RISE: transition 434.7, limit 290; FALL: transition 163.7, limit 290 INet 1.499, multiplier 1 RISE: transition 434.7, limit 290; FALL: transition N1497:a has transition violation 1.499, multiplier 163.7, limit 290 INet N1497:b has transition violation 1.256, multiplier 1 RISE: transition 364.4, limit 290; FALL: transition 144, limit 290 INet N1497:a has transition violation 1.256, multiplier RISE: transition 364.4, limit 290; FALL: transition 144, limit 290 INet N1497:b has transition 1 RISE: transition 364.4, limit 290; FALL: transition 144, limit 290 violation 1.256, multiplier 1 RISE: transition 364.4, limit 290; FALL: Net N1497:a has transition violation 1.256, multiplier transition 144, limit 290 INet N1497:b has transition violation 1.058, multiplier 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 INet N1497:a has transition violation 1.058, 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 INet N1497:b has multiplier 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit 290 INet N1497:a has 1 RISE: transition 306.8, limit 290; FALL: transition 128.2, limit transition violation 1.058, multiplier 290 INet N1098:dcd success has cap violation 1.26, load 1261, limit 1001, multiplier -212.4 INet N675:a has transition violation 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:a has transition violation 2.561, multiplier transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:b has transition violation 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:a 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: transition 510, has transition violation 2.561, multiplier 1 RISE: transition 742.7, limit 290; limit 290 INet N675:a has transition violation 2.561, multiplier FALL: transition 510, limit 290 INet N675:a has transition violation 2.561, multiplier transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:b has transition violation 1 RISE: transition 742.7, limit 290; FALL: transition 510, limit 290 INet N675:a 2.561, multiplier 1 RISE: transition 742.7, limit 290; FALL: transition 510, has transition violation 2.561, multiplier limit 290 INet N1098:dcd_success has cap violation 1.175, load 1176, limit 1001, multiplier slack -209.9 INet N675:a has transition violation 1.978, multiplier 1 RISE: transition 573.7, limit 290: FALL: transition 401.6, limit 290 INet N675:a has transition violation 1.978, multiplier 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:b has transition violation 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:a 1.978, multiplier has transition violation 1.978, multiplier 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, 1 RISE: transition 573.7, limit 290; limit 290 INet N675:a has transition violation 1.978, multiplier FALL: transition 401.6, limit 290 INet N675:a has transition violation 1.978, multiplier transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:b has transition violation-1 RISE: transition 573.7, limit 290; FALL: transition 401.6, limit 290 INet N675:a 1.978, multiplier 1 RISE: transition 573.7, limit 290; FALL: transition 401.6, has transition violation 1.978, multiplier limit 290 INet N1098:dcd_success has cap violation 1.178, load 1179, limit 1001, multiplier slack -210 INet N675:a has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:b has transition violation 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a 1.608, multiplier has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:b has transition violation

1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N675:a has transition violation 1.608, multiplier 1 RISE: transition 466.3, limit 290; FALL: transition 323.6, limit 290 INet N1098:dcd_success has cap violation 1.181, load 1182, limit 1001, multiplier nsition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:b has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:b has transition violation 1.299, multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N675:a has transition violation 1.299. multiplier 1 RISE: transition 376.7, limit 290; FALL: transition 259.3, limit 290 INet N1098:dcd_success has cap violation 1.185, load 1186, limit 1001, multiplier 1 slack -210.2 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:b has transition violation 1.03, multiplier transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1.03, multiplier 1 RISE: transition 298.7, limit FALL: transition 206.7, limit 290 INet N675:b has transition violation 1.03, multiplier transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet N675:a has transition violation 1 RISE: transition 298.7, limit 290; FALL: transition 206.7, limit 290 INet 1.03, multiplier N1098:dcd_success has cap violation 1.19, load 1191, limit 1001, multiplier 1 slack -210.4 INet N1098:dcd_success has cap violation 1.196, load 1197, limit 1001, multiplier 1 slack -210.6 INet N1098:dcd_success has cap violation 1.204, load 1205, limit 1001, multiplier 1 slack -210.8 INet N1098:dcd_success has cap violation 1.214, load 1215, limit 1001, multiplier 1 slack -211.1 Net N1098:dcd_success has cap violation 1.225, load 1227, limit 1001, multiplier 1 slack -211.4 INet N1098:dcd_success has cap violation 1.241, load 1242, limit 1001, multiplier 1 slack -211.9 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -212.4 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -212.4 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -512.7 INet N1098:dcd_success has transition violation 1.774, multiplier 1 RISE: transition 807.2, limit 455; FALL: transition 494.8, limit 455 INet N1098:b has transition violation 2.784, multiplier transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:a has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:b has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 RISE: transition 807.2, limit 455; FALL: transition 494.8, limit 455 INet N1098:b has 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit transition violation 2.784, multiplier 290 INet N1098:a has transition violation 2.784, multiplier 1 RISE: transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:b has transition violation 2.784, multiplier transition 807.2, limit 290; FALL: transition 494.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -442.3 INet N1098:dcd_success has transition violation 1.44, multiplier 1 RISE: transition 655, limit 455; FALL: transition 395.9, limit 455 INet N1098:b has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:a has transition violation 2.259, multiplier 1 RISE: transition 290; FALL: transition 395.9, limit 290 INet N1098:b has transition violation 2.259, 655, limit multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -442.3 | Net N1098:dcd_success has transition violation 1.44, multiplier 1 RISE: transition 655, limit 455; FALL: transition 395.9, limit 455 INet N1098:b has transition violation 2.259, multiplier transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:a has transition violation 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet 2.259. multiplier

N1098:b has transition violation 2.259, multiplier 1 RISE: transition 655, limit 290; FALL: transition 395.9, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -402.7 INet N1098:dcd_success has transition violation 1.139, multiplier 1 RISE: transition 518.2, limit 455; FALL: transition 321.8, limit 455 INet N1098:b has transition violation 1.787, 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit 290 INet N1098:a has 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit transition violation 1.787, multiplier 290 INet N1098:b has transition violation 1.787, multiplier 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1 slack -402.7 INet N1098:dcd_success has transition violation 1.139, multiplier 1001, multiplier RISE: transition 518.2, limit 455; FALL: transition 321.8, limit 455 INet N1098:b has transition 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit 290 violation 1.787, multiplier 1 RISE: transition 518.2, limit 290; FALL: INet N1098:a has transition violation 1.787, multiplier transition 321.8, limit 290 INet N1098:b has transition violation 1.787, multiplier 1 RISE: transition 518.2, limit 290; FALL: transition 321.8, limit 290 INet N1098:dcd_success has cap violation 1.26, 1 slack -335.2 INet N1098:b has transition violation 1.441, load 1261, limit 1001, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 INet N1098:a has multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit transition violation 1.441, multiplier 290 INet N1098:b has transition violation 1.441, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1 slack -335.2 INet N1098:b has transition violation 1.441, multiplier 1001, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 ition violation 1.441, multiplier INet N1098:b has transition violation 1.441, multiplier 1 RISE: transition 417.9, limit 290; FALL: transition 253.3, limit 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, 1 slack -297.8 INet N1098:b has transition violation \ 1.153, multiplier 1 RISE: transition multiplier 334.3, limit 290; FALL: transition 203.3, limit 290 INet N1098:a has transition violation 1.153, 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet N1098:b has 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit transition violation 1.153, multiplier 290 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -297.8 INet N1098:b has transition violation 1.153, multiplier 1 RISE: transition 334.3, limit FALL: transition 203.3, limit 290 INet N1098:a has transition violation 1.153, multiplier transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet N1098:b has transition violation 1 RISE: transition 334.3, limit 290; FALL: transition 203.3, limit 290 INet 1.153, multiplier N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -269.8 **INet** 1 slack -269.8 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -250.3 INet N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -250.3 **INet** 1 slack -235.5 **INet** N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -235.5 **INet** N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -225.1 **INet** N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -225.1 **INet** N1098:dcd_success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -217.3 INet N1098:dcd success has cap violation 1.26, load 1261, limit 1001, multiplier 1 slack -217.3 INet 1 RISE: transition 388.3, limit 290; FALL: transition N1097:a has transition violation 1.339, multiplier 237.4, limit 290 INet N1097:a has transition violation 1.339, multiplier 1 RISE: transition 388:3, limit 290; FALL: transition 237.4, limit 290 INet N1097:a has transition violation 1.082, multiplier 1 RISE: transition 313.9, limit 290; FALL: transition 190.2, limit 290 INet N1097:a has transition 1 RISE: transition 313.9, limit 290; FALL: transition 190.2, limit violation 1.082, multiplier INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier slack -415.6 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, 1 slack -415.6 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, 1 slack -740.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation limit 1001, multiplier 1 RISE: transition 855.9, limit 455; FALL: transition 523.3, limit 455 INet 1.881, multiplier dcd_succ_last_t1:a1 has transition violation_2.951, multiplier 1 RISE: transition 855.9, limit FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has

transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9. limit 290: FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -740.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.881, multiplier 1 RISE: transition 855.9, limit 455; FALL: transition 523.3, limit 455 INet dcd_succ_last_t1:a1 has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:b has transition violation 2.951, multiplier 1 RISE: transition 855.9: limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd succ last t1:a has transition violation 2.951, multiplier 1 RISE: transition 855.9, limit 290; FALL: transition 523.3, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -663.4 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.516, multiplier transition 690, limit 455; FALL: transition 422.9, limit 455 INet dcd_succ_last_t1:a1 has transition 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 violation 2.379, multiplier INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -663.4 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.516, multiplier 1 RISE: transition 690, limit 455; FALL: transition 422.9, limit 455 INet dcd_succ_last_t1:a1 has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:b has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit. 290; FALL: transition 422.9, limit 290 INet dcd_succ_last_t1:a has transition violation 2.379, multiplier 1 RISE: transition 690, limit 290; FALL: transition 422.9, limit 290 INet 1 slack -601.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.231, multiplier 1 RISE: transition 559.9, limit 455; FALL: transition 338.4, limit 455 INet dcd_succ_last_t1:a1 has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1;b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -601.7 INet dcd_succ_last_t1:dcd_succ_last has transition violation 1.231, multiplier transition 559.9, limit 455; FALL: transition 338.4, limit 455 INet dcd_succ_last_t1:a1 has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:b has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit

290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:a has transition violation 1.931, multiplier 1 RISE: transition 559.9, limit 290; FALL: transition 338.4, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -557.7 INet dcd_succ_last_t1:a1 has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:b has transition violation 1.527, 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:b has transition violation 1.527, multiplier RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, 1 slack -557.7 INet dcd_succ_last_t1:a1 has transition violation load 1078, limit 1001, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet 1.527, multiplier 1 RISE: transition 442.9, limit 290; dcd_succ_last_t1:b has transition violation 1.527, multiplier FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:b has 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1.527, multiplier 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:a has transition violation 1 RISE: transition 442.9, limit 290; FALL: transition 275, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -508.3 INet dcd_succ_last_t1:a1 has transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:b has transition violation 1.232, 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet 1 RISE: transition 357.2, limit 290; dcd_succ_last_t1:a has transition violation 1.232, multiplier FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:b has transition violation 1.232, multiplier RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, 1 slack -508.3 INet dcd_succ_last_t1:a1 has transition violation load 1078, limit 1001, multiplier 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet 1.232, multiplier dcd_succ_last_t1:b has transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:b has 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:a has transition violation 1.232, multiplier 1 RISE: transition 357.2, limit 290; FALL: transition 216.5, limit 290 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -476.2 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -476.2 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, 1 slack -455.3 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, multiplier 1 slack -455.3 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, limit 1001, multiplier 1 slack -439.5 INet dcd_succ_last_t1:dcd_succ_last has cap load 1078, limit 1001, multiplier violation 1.077, load 1078, limit 1001, multiplier 1 slack -439.5 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier -427.7 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, multiplier 1 slack -427.7 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, limit 1001, 1 slack -420.1 INet dcd_succ_last_t1:dcd_succ_last has cap violation 1.077, load 1078, Area: before 4516.00 after 4516.00 (0.00 %) 1 slack -420.1 resize limit 1001, multiplier > echo > echo {In resize loop} In resize loop > cpr_eval 2.950000 > echo -415.62286377 -415.62286377 -404.222419168 -404.222419168

```
md:a has transition violation 1.214, multiplier
                                               1 RISE: transition 352, limit 290; FALL: transition
346, limit 290 INet eu_iu_mmode:a has transition violation 1.124, multiplier
                                                                               1 RISE: transition
326, limit 290; FALL: transition 326, limit 290 INet du_iu_hold_aa_req:a has transition violation
                   1 RISE: transition 424, limit 290; FALL: transition 424, limit 290 INet
1.462, multiplier
eu_iu_fpu_end_op:a has transition violation 1.169, multiplier
                                                              1 RISE: transition 339, limit 290;
FALL: transition 338, limit 290 INet eu_iu_misc_hold:c has transition violation 1.145, multiplier
                 332, limit 290; FALL: transition 310, limit 290 lNet clkg:clkg has cap violation
RISE: transition
1.032, load 145.5, limit 141, multiplier
                                          1 slack 1.134e+38 INet du_iu_quiesced:a has transition
violation 1.166, multiplier
                            1 RISE: transition 338, limit 290; FALL: transition 338, limit 290 INet
iq_empty:iq_empty has cap violation 1.019, load 143.6, limit 141, multiplier
                                                                             1 slack -383.8 INet
clkg2:clkg2 has cap violation 1.032, load 145.5, limit 141, multiplier
                                                                      1 slack 1.134e+38 INet
eu_iu_fxu_exc_cond:a has transition violation 1.345, multiplier
                                                               1 RISE: transition 390, limit 290;
FALL: transition 390, limit 290 INet du_iu_store_status(2):a has transition violation 1.724, multiplier
1 RISE: transition 500, limit 290; FALL: transition 500, limit 290 INet eu iu srlz op actn(0):a has
                                    1 RISE: transition 366, limit 290; FALL; transition 374, limit
transition violation 1.29, multiplier
290 INet eu_iu_srlz_op_actn(1):a has transition violation 1.176, multiplier
                                                                           1 RISE: transition
limit 290; FALL: transition 341, limit 290 INet eu_iu_srlz op encode(0):a has transition violation
1.383, multiplier
                   1 RISE: transition 401, limit 290; FALL: transition 401, limit 290 INet
eu_iu_srlz_op_encode(1):a has transition violation 1.379, multiplier
                                                                    1 RISE: transition 400, limit
290; FALL: transition 399, limit 290 INet eu_iu_srlz_op_encode(2):a has transition violation 1.448,
            1 RISE: transition 420, limit 290; FALL: transition 420, limit 290 INet
eu_iu_srlz_op_encode(3):a has transition violation 1.041, multiplier
                                                                  1 RISE: transition
290; FALL: transition 295, limit 290 INet eu_iu_srlz_op_encode(4):a has transition violation 1.4,
            1 RISE: transition 406, limit 290; FALL: transition 405, limit 290 INet
eu_iu_srlz_op_encode(5):a has transition violation 1.286, multiplier
                                                                    1 RISE: transition 373, limit
290; FALL: transition 373, limit 290 INet eu_iu_srlz_op_encode(6):a has transition violation 1.221,
multiplier 1 RISE: transition 354, limit 290; FALL: transition 336, limit 290 INet
eu_iu_srlz_op_encode(7):a has transition violation 1.372, multiplier
                                                                    1 RISE: transition 398, limit
290; FALL: transition 395, limit 290 INet eu_iu_srlz_op_encode(8):a has transition violation 1.266,
            1 RISE: transition 367, limit 290; FALL: transition 367, limit 290 INet
eu_iu_srlz_op_encode(9):a has transition violation 1.114, multiplier
                                                                   1 RISE: transition 323, limit
290; FALL: transition 319, limit 290 INet eu_iu_srlz_op_encode(11):a has transition violation 1.724.
multiplier 1 RISE: transition 500, limit 290; FALL: transition 500, limit 290 INet
dcd_succ_last_t1:y has cap violation 1.077, load 1078, limit 1001, multiplier
                                                                              1 slack -415.6 INet
N22:y has cap violation 1.204, load 1205, limit 1001, multiplier 1 slack 611.4 INet N26:y has cap
violation 1.216, load 1218, limit 1001, multiplier
                                                  1 slack 377.5 INet N36:y has cap violation 1.179,
load 1180, limit 1001, multiplier
                                   1 slack 613.3 INet N1098:y has cap violation 1.26, load 1261,
      1 slack -415.6 INet N2016:b has transition violation 1.023, multiplier
                                                                            1 RISE: transition 296.8.
limit 290; FALL: transition 142.2, limit 290 INet gbfonet_2:y has cap violation 1.218, load 1219.
limit 1001, multiplier
                        1 slack 20.51 INet gbfonet_15:y has cap violation 1.169, load 1170, limit
                  1 slack 354.5 INet gbfonet_16:y has cap violation 1.108, load 1109, limit 1001,
1001, multiplier
            1 slack 480 IDesign IDCDSUC has 33 violations
multiplier
                                                                       > echo {Custom Synzilla
Report) Custom Synzilla Report
                                         > ps -cell Design /HISVHDL/IDCDSUC has:
                                                                                       1 instances 0
upcells
            122 IN ports 73 OUT ports
                                                  787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 786
LINKED; 0 UNLINKED; 0 DC)
                                     0 buses
                                                  1008 nets (0 multiply-driven; 0 undriven)
2632 pins (0 inversions) 2.61 pins per net
                                                  1551 literals 21 levels
                                                                           10 max fanin
15 max fanout
                         Cell Information
                                                              FUNC_STRAIGHT_WIRE_DESIGN
(ncount 180 : area
                      0)
                                                  PSEUDO_REG
                                                                  (ncount 83 : area
                                                                                          0)
cb_clk_32_1 (ncount
                        6: area
                                   480)
                                                              cb_mode_block (ncount
                                                                                         1: area
                         cs_ao12n03c (ncount
                                                  6: area
                                                             24)
                                                                                       cs ao22n03c
(ncount 15: area
                     90)
                                                  cs_ao22n10c (ncount
                                                                           1 : area
                                                                                      18)
cs_invvn01c (ncount 129; area
                                   258)
                                                              cs_invvn02c (ncount
                                                                                      7 : area
                                                                                                  14)
            cs_invvn04c (ncount
                                               10)
                                    5 : area
                                                                           cs_invvn05c (ncount 13
         26)
                                     cs_invvn06c (ncount
                                                             9: area
                                                                         18)
cs_invvn07c (ncount 10: area
                                   20)
                                                              cs_invvn08c (ncount
                                                                                      3: area
                                                                                                  12)
```

```
cs_invvn10c (ncount
           cs_invvn09c (ncount 7: area
                                         28)
                                cs_invvn11c (ncount
                                                               30)
                                                      5 : area
       24)
: area
                                                      cs_invvn13c (ncount 4: area
cs_invvn12c (ncount 21: area
                               126)
                                                                 cs invvn15c (ncount
           cs invvn14c (ncount
                                1 : area
                                          8)
                                cs_invvn16c (ncount
                                                      3: area
                                                               42)
cs_invvn18c (ncount 1: area
                                                      cs invvn19c (ncount
                                                                           1 : area
                                                                                     25)
                              20)
                                                                 cs_nnd2n03c (ncount
          cs_nnd2n02c (ncount 185 : area 555)
                                cs nnd2n04c (ncount
                                                       3: area
3 : area
                                                      cs_nnd2n06c (ncount
                                                                             1 : area
                     3: area
                               12)
cs_nnd2n05c (ncount
                                                                            cs_nnd2n11c
                     cs_nnd2n07c (ncount
                                            3: area
                                           cs_nnd2n12c (ncount 1: area
                                                                           12)
                  11)
(ncount 1: area
                                                                            2: area
                                                      cs nnd2n14c (ncount
                               60)
cs nnd2n13c (ncount
                      4: area
                                                                            cs_nnd3n07c
                                                      108)
                                           27 : area
38)
                     cs_nnd3n02c (ncount
                                                                           12)
                                           cs nnd3n09c (ncount 1: area
(ncount 2 : area
                  12)
                                                       cs_nnd4n03c (ncount
                                                                             6: area
cs nnd3n12c (ncount
                     1 : area
                               22)
                                                                            cs_nor2n02c
                     cs_nnd4n09c (ncount
                                            1 : area
30)
                                           cs_nor2n04c
                  30)
                                                        (ncount 2: area
                                                                            6)
(ncount 10 : area
                               12)
                                                       cs nor3n03c (ncount
                                                                            1 : area
cs nor2n12c (ncount
                     1 : area
                                                                 cs_oa21n03c (ncount
          cs_nor3n10c (ncount
                                1 : area
                                         12)
                                cs_oa21n04c (ncount
                                                       1: area
1: area
          5)
                                                       cs_oa22n03c (ncount
                                                                            1 : area
cs_oa21n05c (ncount
                                8)
                      1 : area
                     cs_xbn2n01b (ncount 1: area
                                                                            cs_xbo2n01d
                                                      8)
6)
                                Total Area = 2441 (Comb = 1891 : Non-Comb = 550)
                   8)
(ncount 1 : area
> write end point report -points 2 [ET-0018]:>Begin...New EndPoint Report
                                                                       for file
/tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
                                                                   Sun Apr 18 21:57:44
1999 Part : IDCDSUC Mode : Late Mode / Nominal
                                                       EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                    Max. Endpoints: 2 Cause of Slack
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                    ------ Slack
Abbreviation Comparison/Description ------
 Slack due to a point downstream on path Required Arrival Time
                                                             RAT
                                                                      ( ARRIVAL TIME <
REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME <
ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
                                                           ClkGSet (DATA ARRIVAL
TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating Hold
          ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME + ADJUST )
ClkGHld
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIKTPW
Clock Tree Pulse Width
                                             (DATA ARRIVAL TIME + SETUP < CLOCK
TRAILING EDGE ) Setup
                                    Setup
                                                   ( DATA ARRIVAL TIME - HOLD >
ARRIVAL TIME + ADJUST ) Hold
                                            Hold
                                                                 ( DATA ARRIVAL TIME +
CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle
                                                      EndOfC
                                                                            (CLOCK
                                                                 ClkPW
CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation
( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) Loop
          ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST )
                                Slack discontinuity due to failed test
Arrival Time Limiting
                      ATLimit
                                                                  Num/
                                         Delay/ Failed Test/ Test PinName ---
LimitedAT/
                                                 P Func T.Adj NetName
          AT Slack Slew CL FO Cell
E Phase
                                                                             123 1078 7
                                                      R C3+R
                                                                1345 -416
                    1 dcd_succ_last
                                                                                 929
PO
                       0 dcd succ last_t1 RAT
                                                1345 -416 123 1078 7 cs_invvn
                                      R C3+R
0 ---> C2744/v
                                                                       FC3+R
                                                                                 1279
                 0 dcd_succ_last_t1 ---> C2744/a
18c cs invvn18c
                                 18c cs_invvn18c 66 N675 ---->{a} C2738/y
       83 302 4 cs invvn
                                                   14c cs nnd2n14c
                                                                   0 N675 ---->
         1279 -416
                       83 302 4 cs_nnd2n
FC3+R
                                         1228 -416 118 1261 4 cs_nnd2n
                               R C3+R
                                                                                   14c
C2738/b
cs nnd2n14c 50 N1098 ----> C2734rwr/y
                                                             R C3+R
                                                                      1228 -416
                                                                                  118
                       19c cs_invvn19c
                                        0 N1098 ----> C2734rwr/a
1261 4 cs_invvn
```

```
C3+R 1172 -416 54 310 1 cs_invvn 19c cs_invvn19c 56 N1097 --->
C2728rwr/v
         F C3+R 1172 -416 54 310 1 cs_invvn
R C3+R 1139 -416 104
C3+R 1139 -416 104 181 2 cs_nnd2n 13c cs_nnd2n13c 0 N1692 --->
C2725rwr/a
                    F C3+R 1083 -416 91 161 2 cs_nnd2n
cs_nnd2n13c 56 N1479 ---->{c} C2721rwr/y
                                         FC3+R 1083 -416 91
R C3+R 1019 -416 199 115 2 cs_nnd3n 12c cs_nnd3n12c 65 N1497 ---->{d}
          R C3+R 1019 -416 199 115 2 cs_nor3n 10c cs_nor3n10c 0
N1497 ---> C2709rwr/c
                      F C3+R 907 -416 92 52 1 cs_nor3n
10c cs_nor3n10c 111 N1976 ---->{e} C2579rwr_0_0/y
                                     F C3+R 907 -416
FC3+R 747 -416 109
C3+R 747 -416 109 21 1 cs_nnd4n 03c cs_nnd4n03c 0 N1956 ---->
C2440rwr/b R C3+R 679 -416 144 18 1 cs_nnd4n 03c cs_nnd4n03c 68 N283 ---->{h} C2318/y R C3+R 679 -416 144 18 1 cs_oa21n 04c cs_oa21n04c 0 N283 ----> C2318/a1 F
three_branches F C3+R 598 -416 81 37 2 PI 0
three_branches
-415 119 302 4 cs_invvn 18c cs_invvn18c 53 N675 ---->{a} C2738/y
R C3+R 1241 -415 119 302 4 cs_nnd2n 14c cs_nnd2n14c 0 N675 --->
                   F C3+R 1175 -415 76 1261 4 cs_nnd2n 14c C2734rwr/y F C3+R 1175 -415 76
cs_nnd2n14c 66 N1098 ----> C2734rwr/y F C3+ 1261 4 cs_invvn 19c cs_invvn19c 0 N1098 ----> C2734rwr/a
                                        F C3+R 1175 -415 76
C3+R 1130 -415 80 310 1 cs_invvn 19c cs_invvn19c 45 N1097 ---->
C2728rwr/y
                    R C3+R 1130 -415 80 310 1 cs_invvn
F C3+R 1089 -415 72
C3+R 1089 -415 72 181 2 cs_nnd2n 13c cs_nnd2n13c 0 N1692 ---->
C2725rwr/a
                    R C3+R 1041 -415 132 161 2 cs_nnd2n
cs_nnd2n13c 48 N1479 ---->{c} C2721rwr/y
                                   R C3+R 1041 -415 132
12c cs_nnd3n12c 72 N892 ---->{d} C2338/y
                                               F C3+R 969
-415 60 113 2 cs_nnd2n 13c cs_nnd2n13c 0 N892 ---> C2338/a
R C3+R 937 -415 72 124 3 cs_nnd2n 13c cs_nnd2n13c 32 N1119 --->
C2905/v
                    R C3+R 937 -415 72 124 3 cs_invvn 13c
FC3+R 901 -415 63 90
1 cs_invvn 13c cs_invvn13c 36 N2010 ---->{e} C2906/y
901 -415 63 90 1 cs_nor2n 12c cs_nor2n12c 0 N2010 ----> C2906/a
R C3+R 868 -415 80 76 1 cs_nor2n 12c cs_nor2n12c 33 dcd_blk_dsucc ---> dcd_blk_dsucc R C3+R 868 -415 80 76 1 Pl
dcd_blk_dsucc
               > report_area    Design: /IDCDSUC - Area: 4516.000000, Area(Weight):
```

2441.000000 > cputime Used 14.14 cpu seconds or 00:00:15 wall time, used 0 bytes or 0

```
> echo. {=== Discretization process finished ===} === Discretization process finished ===
                                                    User Transform
                                                                         New For all nets
                                           Count
Good names for IDCDSUC
                                                                             44.84% For I/O
        556
                 0
                       452 For all nets
                                                 1008
                                                         55.16%
                                                                   0.00%
1008
                                                                              166
                                                                                   100.00%
                 195
                        68.72%
                                   0.00%
                                            31.28% For register output nets
port nets
                                           User Transform
                                                                New For all boxes
                                  Count
0.00%
         0.00%
                      475 For all boxes
                                                  787
                                                         36.85%
                                                                   2.80%
                                                                             60.36% For
                22
787
       290
                                                0.00% For linked boxes
                                                                                 786
register boxes
                                       0.00%
                      83
                           100.00%
                                     > echo {Custom Synzilla Report} Custom Synzilla Report
          2.80%
                   60.31%
36.90%
                                              1 instances 0 upcells
                                                                     122 IN ports 73 OUT ports
> ps -cell Design /HISVHDL/IDCDSUC has:
787 cells (1 AND; 0 XOR; 0 SEQ; 0 TRI; 786 LINKED; 0 UNLINKED; 0 DC)
                                                                     0 buses
                                                                                 1008 nets (0
                                                                                 1551 literals
                                  2632 pins (0 inversions) 2.61 pins per net
multiply-driven; 0 undriven)
                                                          Cell Information
                                  15 max fanout
21 levels
           10 max fanin
                                                                     PSEUDO_REG
FUNC_STRAIGHT_WIRE_DESIGN (ncount 180 : area
                                                      0)
                                                                                      (ncount
                                                                   480)
                                  cb_clk_32_1 (ncount
                                                         6: area
83 : area
           0)
                                                          cs_ao12n03c (ncount
                                                                                 6: area
                                  70)
cb mode block (ncount
                        1 : area
                                                                                 cs ao22n10c
                       cs ao22n03c (ncount
                                             15 : area
                                                         90)
24)
                                                           (ncount 129: area
                                              cs_invvn01c
                                                                                258)
                   18)
(ncount
         1 : area
                                                          cs_invvn04c (ncount
                                                                                5 : area
                                                                                           10)
cs_invvn02c (ncount
                      7: area
                                 14)
           cs_invvn05c (ncount 13: area
                                             26)
                                                                     cs_invvn06c (ncount
                                                                                            9. .
                                  cs_invvn07c (ncount 10: area
                                                                    20)
        18)
: area
                                                          cs_invvn09c
                                                                      (ncount
                                                                                 7: area
                                                                                           28)
                      3: area
cs_invvn08c (ncount
                                                                     cs_invvn11c (ncount
                                                                                            5
           cs_invvn10c (ncount
                                  6: area
                                            24)
                                   cs invvn12c (ncount
                                                         21 : area
                                                                   126)
        30)
                                                                                           8)
                                                          cs_invvn14c (ncount
cs_invvn13c (ncount
                                 32)
                                                                                 1 : area
                      4 : area
                                                                     cs invvn16c (ncount
                                            40)
           cs_invvn15c (ncount
                                  4: area
                                   cs_invvn18c
                                                         1: area
                                                                    20)
                                                (ncount
: area
        42)
                                                          cs_nnd2n02c (ncount 185 : area
                                 25)
cs invvn19c (ncount
                       1: area
                                                                                 cs nnd2n04c
                       cs_nnd2n03c
                                               3: area
                                                       9)
555)
                                     (ncount
                                                                                 cs nnd2n06c
                                     (ncount
                                               3: area
                                                         12)
       9)
                       cs_nnd2n05c
                                   cs_nnd2n07c (ncount
                                                         3 : area
                                                                     12)
(ncount
         1 : area
                                                          cs_nnd2n12c (ncount
                                                                                  1: area
cs_nnd2n11c (ncount
                       1: area
                                  11)
                                                         60)
                                                                                 cs nnd2n14c
                       cs_nnd2n13c
                                     (ncount
                                               4: area
                                                                                108)
                                              cs nnd3n02c (ncount 27 : area
(ncount 2: area
                    38)
                                                                                 · 1 : area
cs_nnd3n07c (ncount
                       2: area - 12)
                                                          cs_nnd3n09c (ncount
                                                                                 cs nnd4n03c
                       cs nnd3n12c (ncount
                                               1: area
                                                         22)
12)
(ncount 6: area
                                              cs_nnd4n09c (ncount
                                                                      1: area
                                                                                 16)
                    30)
                                  30)
                                                          cs_nor2n04c (ncount
                                                                                 2: area
cs_nor2n02c (ncount
                      10: area
                                                                      cs_nor3n03c (ncount
           cs nor2n12c (ncount
                                  1 : area
                                             12)
                                                                                 cs_oa21n03c
                                                         12)
                       cs nor3n10c (ncount "1: area
: area
                                   cs_oa21n04c (ncount
                                                           1 : area
(ncount
         1 : area
                    5)
                                                          cs_oa22n03c (ncount
                                                                                  1: area
cs_oa21n05c (ncount
                                  8)
                       1 : area
                                                                                 cs xbo2n01d
                                     (ncount 1: area
                       cs xbn2n01b
                                                          8)
6)
                                   Total Area = 2441 (Comb = 1891 : Non-Comb = 550)
         1: area
                    8)
(ncount
> write_end_point_report -points 2 [ET-0018]:>Begin...New EndPoint Report
                                                                           for file
/tmp/end_point_report..147522. [ET-0019]:<End.....New Endpoint Report.
                                                                        Sun Apr 18 21:57:46
                                                          EDA EinsTimer EndPoint Report
1999 Part : IDCDSUC Mode : Late Mode / Nominal
Release Level: 03.01 and Compiled: Fri Feb 5 09:05:11 1999 Min. Slack: -1.13427E+38
                                                       Max. Endpoints: 2 Cause of Slack
Max. Slack: 1.13427E+38 Sort Field: Slack
                                                       ----- Slack
Abbreviation Comparison/Description
                             Slack due to a point downstream on path Required Arrival Time
                  SIkCont
Continuation
          ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT
( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup
                                                                                 ClkGSet
DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST ) Clock Gating
                       ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME
            ClkGHld
                                      CIKTPW
                                                  ( CLOCK LEADING EDGE + PULSE WIDTH <
+ ADJUST ) Clock Tree Pulse Width
```

```
CLOCK TRAILING EDGE ) Setup Setup ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST ) Hold ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST ) EndOfCycle EndOfC ( DATA ARRIVAL TIME
+ CYCLE < CLOCK ARRIVAL TIME + ADJUST ) ClockPulseWidth
                                                    ClkPW (CLOCK
LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE ) ClockSeparation ClkSep
( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST ) LOOP
ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST)
Arrival Time Limiting ATLimit Slack discontinuity due to failed test Num/
                               Delay/ Failed Test/ Test PinName
LimitedAT/
E Phase AT Slack Slew CL FO Cell P Func T.Adj NetName
.
  1345 -416 123 1078 7 cs_invvn 18c cs_invvn18c 0 dcd_succ_last_t1 ---->
                    FC3+R
                               1279 -416 83 302 4 cs invvn 18c
cs_invvn18c 66 N675 ---->{a} C2738/v
                                             F C3+R 1279 -416 83
302 4 cs_nnd2n 14c cs_nnd2n14c 0 N675 ---> C2738/b
C3+R 1228 -416 118 1261 4 cs_nnd2n 14c cs_nnd2n14c 50 N1098 ---->
C2734rwr/y
                        R C3+R 1228 -416 118 1261 4 cs_invvn
cs invvn19c 0 N1098 ----> C2734rwr/a
                                             F C3+R 1172 -416 54
310 1 cs_invvn 19c cs_invvn19c 56 N1097 ----> C2728rwr/y
C3+R 1172 -416 54 310 1 cs_invvn 16c cs_invvn16c 0 N1097 ---->
                       R C3+R 1139 -416 104 181 2 cs_invvn 16c
cs_invvn16c 33 N1692 ---->{b} C2725rwr/y R C3+R 1139 -416 104 181 2 cs_nnd2n 13c cs_nnd2n13c 0 N1692 ----> C2725rwr/a
F C3+R 1083 -416 91 161 2 cs_nnd2n 13c cs_nnd2n13c 56 N1479 ---->{c}
C2721rwr/y F C3+R 1083 -416 91 161 2 cs_nnd3n 12c
R C3+R 1019 -416 199
2709rwr/y
C2440rwr/b
                      R C3+R 679 -416 144 18 1 cs_nnd4n
                                                              03c
cs_nnd4n03c 68 N283 ---->{h} C2318/y
                                             R C3+R 679 -416 144
C3+R 598 -416 81 37 2 cs_oa21n 04c cs_oa21n04c 81 three_branches ---->
                                 598 -416 81 37 2 PI 0
three_branches
                      F C3+R
three_branches
----- 2 dcd_succ_last
                                F C3+R 1294 -415 79 1078 7
   0 ----> C2744/v
                               F C3+R 1294 -415 79 1078 7 cs_invvn
R C3+R 1241
-415 119 302 4 cs_invvn 18c cs_invvn18c 53 N675 ---->{a} C2738/y
R C3+R 1241 -415 119 302 4 cs_nnd2n 14c cs_nnd2n14c 0 N675 --->
                       F C3+R 1175 -415 76 1261 4 cs_nnd2n 14c
C2738/b
cs_nnd2n14c 66 N1098 ----> C2734rwr/y F C3-
1261 4 cs_invvn 19c cs_invvn19c 0 N1098 ----> C2734rwr/a
                                              F C3+R 1175 -415 76
C3+R 1130 -415 80 310 1 cs_invvn 19c cs_invvn19c 45 N1097 ---->
                    R C3+R 1130 -415 80 310 1 cs_invvn
C2728rwr/v
                                                              16c
```

```
1089 -415
                                                                                   72
                                                           FC3+R
             0 N1097 ---> C2728rwr/a
cs invvn16c
                                                                                       F
                      16c cs_invvn16c 41 N1692 ---->{b} C2725rwr/y
181 2 cs_invvn
                     72 181 2 cs_nnd2n
                                                 13c cs nnd2n13c
                                                                   0 N1692 --->
        1089 -415
C3+R
                                          1041 -415
                                                     132 161 2 cs_nnd2n
                                                                                   13c
                                R C3+R
C2725rwr/a
                                                             R C3+R
                                                                       1041 -415
                                                                                    132
             48 N1479 ---->{c} C2721rwr/y
cs_nnd2n13c
                                         0 N1479 ----> C2721rwr/c
                       12c cs_nnd3n12c
161 2 cs_nnd3n
                                                                  72 N892 ---->{d} C2338/y
                                                12c cs_nnd3n12c
                    60
                       113 2 cs_nnd3n
C3+R
        969
             -415
                                                                    0 N892 ---> C2338/a
                                                  13c cs_nnd2n13c
          969 -415
                      60 113 2 cs_nnd2n
FC3+R
                                                  13c cs_nnd2n13c
                                                                    32 N1119 --->
                          124 3 cs_nnd2n
              -415
R C3+R
          937
                      72
                                                     72 124 3 cs_invvn
                                                                                13c
                              RC3+R
                                         937
                                              -415
C2905/v
                                                                                      90
                                                          FC3+R
                                                                     901
                                                                          -415
                                                                                 63
             0 N1119 ----> C2905/a
cs_invvn13c
                  13c cs_invvn13c 36 N2010 ---->{e} C2906/y
                                                                                  FC3+R
1 cs invvn
                                                        0 N2010 ----> C2906/a
901 -415
                90 1 cs_nor2n
                                       12c cs_nor2n12c
            63
                                                 12c cs_nor2n12c 33 dcd_blk_dsucc ---->
          868 -415
                      80 76 1 cs_nor2n
R C3+R
                                                           76 1 PI
                                 RC3+R
                                           868
                                                 -415
                                                       80
dcd blk_dsucc
dcd_blk_dsucc
                          > report area Design: /IDCDSUC - Area: 4516.000000, Area(Weight):
                     > cputime Used 1.71 cpu seconds or 00:00:01 wall time, used 0 bytes or 0 byte.
2441.000000
[hnl_attr]: Attributes registered for copy for type: PORT. MASK_ANYTHING_MASKED_ON_PORT
[hnl attr]: Attributes registered for copy for type: CELL. MASK_ANYTHING_MASKED_ON_CELL
MASK_USER_CELL_NOCHANGE MASK_USER_CELL_NODESTROY
MASK_USER_CELL_NOTOUCH SUGGESTED_LIBRARY_CELL SUGGESTED_PARALLEL_FANOUT
```

SUGGESTED_SIZE SUGGESTED_SWAP SYN_USAGE_BOX_HIDE [hnl_attr]: Attributes registered for copy for type: PIN. MASK_ANYTHING_MASKED_ON_PIN MASK_USER_PIN_NOADD MASK_USER_PIN_NOCHANGE MASK_USER_PIN_NONEWNET MASK_USER_PIN_NOTOUCH SUGGESTED_SERIAL_FANOUT SYN_SAS_NAME [hnl_attr]: Attributes registered for copy for type: nl_attr]: 0 port(s) have attribute(s) registered for copy. [hnl_attr]: 197 cell(s) have attribute(s) registered for copy. [hnl_attr]: 10 net(s) have attribute(s) registered for copy. [hnl_attr]: 1242 pin(s) have attribute(s) registered for copy. [hnl attrl: Attributes registered for copy for type: PORT. MASK_ANYTHING_MASKED_ON_PORT [hnl_attr]: Attributes registered for copy for type: CELL. MASK ANYTHING_MASKED_ON_CELL MASK_USER_CELL_NOCHANGE MASK_USER_CELL_NODESTROY MASK_USER_CELL_NOTOUCH SUGGESTED_LIBRARY_CELL SUGGESTED_PARALLEL_FANOUT SUGGESTED_SIZE SUGGESTED_SWAP SYN_USAGE_BOX_HIDE [hnl_attr]: Attributes registered for copy for type: PIN. MASK ANYTHING MASKED ON PIN MASK USER PIN NOADD MASK_USER_PIN_NOCHANGE MASK_USER_PIN_NONEWNET.MASK_USER_PIN_NOTOUCH SUGGESTED_SERIAL_FANOUT SYN_SAS_NAME [hnl_attr]: Attributes registered for copy for type: NET. MASK_ANYTHING_MASKED_ON_NET MASK_USER_NET_NOTOUCH [hnl_attr]: 0 port(s) have attribute(s) registered for copy. [hnl_attr]: 197 cell(s) have attribute(s) registered for copy. [hnl_attr]: 10 net(s) have attribute(s) registered for copy. [hnl_attr]: 1242 pin(s) have attribute(s) registered for copy. > add_reg -idesign __CiType_13_30da5570 -cloning 100 [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP; and below. [SYNZ MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP. and below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode: SLOW_CHIP, and

```
below. [SYNZ_MAP-1]: Cloning gate 'C2077' of type 'cs_invvn14c' [ET-0112]: Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead
of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and
below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[SYNZ_MAP-1]: Cloning gate 'C2020' of type 'cs_invvn09c' [ET-0112]: Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead
of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and
below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW CHIP, and below.
design: PSEUDO_REG, analysis mode: SLOW_CHIP, and below. [ET-0112]: Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead
of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-3]: Inserting an inverter to drive
register from PI [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode: SLOW_CHIP, and
below. [SYNZ_MAP-3]: Inserting an inverter to drive register from PI [ET-0112]:Deleting timing for
design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-3]: Inserting an inverter
to drive register from PI [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis
mode:SLOW_CHIP, and below. [SYNZ_MAP-3]: Inserting an inverter to drive register from PI
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[SYNZ_MAP-3]: Inserting an inverter to drive register from PI [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-8]: No register with the
appropriate logic input could be found, inserting inverter [ET-0112]: Deleting timing for design:
```

```
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-1]: Cloning gate 'C2622' of type
'cs_nor2n02c' [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode: SLOW_CHIP, and
below. [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
T-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and below.
[SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-2]: Inserting an inverter, instead
of cloning gate [ET-0112]:Deleting timing for design: PSEUDO_REG, analysis mode:SLOW_CHIP, and
below. [SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW_CHIP, and below. [SYNZ_MAP-1]: Cloning gate 'C1959' of type
'cs invvn01c' [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode: SLOW_CHIP, and
below. [ET-0112]: Deleting timing for design: PSEUDO_REG, analysis mode: SLOW_CHIP, and below.
[SYNZ_MAP-2]: Inserting an inverter, instead of cloning gate [ET-0112]:Deleting timing for design:
PSEUDO REG, analysis mode:SLOW_CHIP, and below. [ET-0112]:Deleting timing for design:
PSEUDO_REG, analysis mode:SLOW_CHIP, and below. add_reg processed 83 register cells Inserted
                       Pls or reg driven or brkpt 5
                                                            Instead of cloning
22 inverters:
No matching register input 1 Cloned gates 4 Unmapped registers 0 ***** end Synzilla *****
SYNZPROMPT
                                                           > write_vim -dir
                       > hnl::hnl_nets_preserve -restore
□[10Creturn_to_bdz
/data/laceyl/synztmp/IDCDSUC/IDCDSUC -r -... [VIM-7701]: Design: IDCDSUC :: Writing DEF:
/data/laceyl/synztmp/IDCDSUC/IDCDSUC/DEF/IDCDSUC, View:
/data/laceyl/synztmp/IDCDSUC/IDCDSUC/HISVHDL/IDCDSUC. [VIM-7721]: Unmapped constant cell(s)
                                                       > echo NORMAL_RETURN >
skipped: 1. [VIM-7722]: BRKPT cell(s) processed: 180.
use cds
       > read_vim -library /data/laceyl/synztmp/IDCDSUC/IDCDSUC -...
[ET-112]: Deleting timing for design: IDCDSUC, analysis mode:default, and below.
Reading proto IDCDSUC...
       > padnet
       > msg::set_level -msgid ICM-23 -hidden
        > read_timer_parms -file /data/laceyl/synztmp/IDCDSUC/IDCD...
[ICM-15]: >Begin...Parm Reader
       for file /data/laceyl/synztmp/IDCDSUC/IDCDSUC.tparms.
[ICM-16]: <End.....Parm Reader.
       > msg::set_level -msgid ICM-23 -error
       > hide_clock_tree -hierarchy
[ET-203]: Timing top level created for design: IDCDSUC, analysis mode: default.
[ET-415]: Timer/Delay computation has been triggered.
```

[ET-27]: No subsequent messages of this type will be reported.

```
Increase timing debug level for complete set of these messages.
[ET-601]: (W) The model build for block: gptr_latch, cell name: cb_mode_block failed.
     Default modelling will be used for this block.
0 gates were hidden.
      > is_parm no_tech_redund
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/rm_tech_redund.tcl
         > ECMarkOriginalBoxes
         > str_parm tgfs_effort
         > is_parm remove_redundant_regs
          > make_constants_in nonreg_only
         > ignore_trivial_expansions EQNVIEW
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/ECgenexp.tcl
           > expansions_from_tib EQNVIEW
           > expansions_from_eqn EQNVIEW
           > copy_def_to_proto EQNVIEW
            > apply decide_boolean(EQNVIEW)
generated 1 paths in 70 milliseconds
         > apply Hstructure(EQNVIEW)
generated 1 paths in 40 milliseconds
         > gen_nonreg_tib_expns TIB_EXPANSIONS
         > apply Hunstructure()
         > expandable_name
            > set_nochange
              > constmod mark_modified_boxes
              is_parm keep_bad_pgroupsbad_pgroups_expandable
             > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
             > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
            > headless
-> cleanse1
   > cleanse1
 > nochange
> set_nochange
   > constmod mark_modified_boxes
              > is_parm keep_bad_pgroups
    > bad_pgroups_expandable
           > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
            > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
              > headless
              > cleanse1
             > nochange
          > set_nochange
          > apply {Hstructure( EQNVIEW TIB_EXPANSIONS)}
generated 1 paths in 60 milliseconds
          > rtolbox {Htqfsredund( 100 )}
          > apply Hunstructure()
          > nochange
         > DeleteAllProtosUnderView TIB_EXPANSIONS
[SRULE-17175]: Deleted 5 Proto Boxes
         > randsim q
         > randsim q
         > is_parm keep_bad_pgroups
          > copyinfo
          > fix_bad_pgroups
         > basetype
         > copyinfo
```

```
> cleanse
          > nextbox tchname(NOERR)
          > cleanse
          > copyinfo
          > has_children CONSTANT
            > tiegen FOLIM(8)
          > nextbox {EChideBoxes(ALL OLD HIDE)}
          > nextbox {EChideBoxes(PERI OLD RESTORE)}
          > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RE...
          > compare_key_slack_limit TIME_REDUND
[ET-1301]: (W) Applied default arrival time for
      boundary pin clkg.
[ET-27]: No subsequent messages of this type will be reported.
     Increase timing debug level for complete set of these messages.
[ET-413]: (W) Using default pin capacitance 0.200000 for boundary output pin scan_out.
[ET-27]: No subsequent messages of this type will be reported.
      Increase timing debug level for complete set of these messages.
[ET-1302]: (W) Applied default required arrival time for
      boundary pin scan_out.
[ET-27]: No subsequent messages of this type will be reported.
     Increase timing debug level for complete set of these messages.
           > reset_key_slack_limit TIME_REDUND
           > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
           > critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS)}
          > compare_key_slack_limit TIME_REDUND
          > delete_key_slack_limit TIME_REDUND
          > quick onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
          > quick dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
          > nextbox {EChideBoxes(ALL OLD RESTORE)}
          > ECdeleteAllKeys
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_setup_timer.tcl
      > ::setup_timer
[make feedthru boxes]: IOPADs, BRKPTs, etc. set to FEEDTHRU boxes.
[set_slew_prop]: Setting slew propagation to 0 (OFF)
[setup_timer]: ETE_CAP_LIMIT_MODE parm or env.var. was not set.
[setup_timer]: Default cap limit formula will be used.
[setup_timer]: GLOBAL_SLEW_LIMIT parm or env.var. was not set.
[setup_timer]: Delay-rule limits will be used.
[ET-110]: License obtained for ..... EinsTimer_Statistics 1.1
[set_LM_and_EM_delay_combinations]: Global linear combination box delay (LCD) multipliers have been
[set_LM_and_EM_delay_combinations]: Linear combination box delay (LCD) multipliers have been set for
default amode:
[set_LM_and_EM_delay_combinations]: LM_WC = 1, LM_BC = 0, LM_NOM = 0
[set LM and EM_delay_combinations]: EM_WC = 1, EM_BC = 0, EM_NOM = 0
[setup_timer]: BOX_DELAY_MULTIPLIER parm or env.var. was not set.
[setup_timer]: Box dly multiplier will not be set. Default = 1.0
[use_clock_overrides]: Clock override usage has been set to NO.
[set_timer_msg_function]: EinsTimer message handler was set to synmsg.
[set_timer_good_reg_function]: EinsTimer good-reg-function was set to the default (good_reg_name).
[set_tib_timing_coefficients]: Asserting TIB delays:
[set_tib_timing_coefficients]: TIB_GATE_DLY = 100, TIB_FANIN_DLY = 10, TIB_FANOUT_DLY = 0,
```

> nextbox {mapprim, mapterm}

```
[set_tib_timing_coefficients]: TIB_R_OUT = 0.3, TIB_PINCAP = 20,
[set_tib_timing_coefficients]: TIB_SETUP = 0, TIB_HOLD = 0
[set_clock_gate_constraints]: Clock gate constraints set: SETUP=100, HOLD=100, PW=0.
[setup_timer]: Setting up the cap and RC subsystem.
[set_cap_calc]: ETE-style net cap estimation turned ON.
[set_cap_calc]: ETE techEST rule will be used for wire cap estimation.
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/pdlink.dll
pdlink.dll version 4.1 (Apr 14 1999 17:21:59)
[set_rc_calc]: ETE-style RC estimation turned ON.
[set_rc_calc]: ETE RCN rule will be used.
[set_rc_calc]: RC delays and slew effects turned OFF!.
[setup_timer]: ETE_ESTRULE parm or env.var. was not set.
[setup_timer]: ETE wire ESTimation rule will not be read.
[setup_timer]: ETE_RCN parm or env.var. was not set.
[setup_timer]: ETE RCN rule will not be read.
[setup_timer]: ETEPATH environment variable not set
       > read_timer_parms -file /afs/apd/func/vlsi/alliance00/tim...
[ICM-15]: >Begin...Parm Reader
        for file /afs/apd/func/vlsi/alliance00/timing/parms/cpsynz.parms.
[ICM-16]: <End.....Parm Reader.
       > set_cap_limit_formula TYPE0
       > set_slew_prop ON
[set_slew_prop]: Setting slew propagation to 1 (ON)
       > set_net_delay_calc -mode_noest
[CTE::gp390_setup_timer]: setting nominal delay mode
        > set_delay_mode -nominal
       > set_vdd -vdd_best 1.7 -vdd_worst 1.45 -vdd_nominal 1.45
       > set_temp -temp_best -10 -temp_worst 10 -temp_nominal 10
        > use clock overrides YES
[use_clock_overrides]: Clock override usage has been set to YES.
        > read_phase_file -file /afs/apd/func/vlsi/alliance00/bscc...
[ET-0018]: >Begin...PHASE reader
        for file /afs/apd/func/vlsi/alliance00/bscc8/v4/ndr/a00.phase.
[ET-0019]: <End.....PHASE reader.
       > set_default_slew -slew 151
        > idm::all_inputs
        > set_max_capacitance -cap 141 -ports {op_dsbl_after eu_iu...
        > set_default_pincap -value 1001
        > idm::all_outputs
        > set_max_transition -time 301 -ports {iu_eu_opcode_cmp iu...
        > read_assertions -path /afs/apd/func/vlsi/alliance00/timi...
[ET-0018]: >Begin...PIS reader
        for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.pis.
[ET-0016]: (E) Pin/Net: aa_blk_dcd_prtl not found on line no: 31.
[ET-0016]: (E) Pin/Net: clkg0 not found on line no: 132.
[ET-0016]: (E) Pin/Net: clkg_0 not found on line no: 133.
[ET-0016]: (E) Pin/Net: clkg_00 not found on line no: 134.
[ET-0016]: (E) Pin/Net: clkg1 not found on line no: 135.
```

- [ET-0016]: (E) Pin/Net: clkg_1 not found on line no: 136.
- [ET-0016]: (E) Pin/Net: clkg_01 not found on line no: 137.
- [ET-0016]: (E) Pin/Net: clkg_2 not found on line no: 139.
- [ET-0016]: (E) Pin/Net: clkg_02 not found on line no: 140.
- [ET-0016]: (E) Pin/Net: clkg3 not found on line no: 141.
- [ET-0016]: (E) Pin/Net: clkg_3 not found on line no: 142.
- [ET-0016]: (E) Pin/Net: clkg_03 not found on line no: 143.
- [ET-0016]: (E) Pin/Net: clkg4 not found on line no: 144.
- [ET-0016]: (E) Pin/Net: clkg_4 not found on line no: 145.
- [ET-0016]: (E) Pin/Net: clkg_04 not found on line no: 146.
- [ET-0016]: (E) Pin/Net: clkg5 not found on line no: 147.
- [ET-0016]: (E) Pin/Net: clkg_5 not found on line no: 148.
- [ET-0016]: (E) Pin/Net: clkg_05 not found on line no: 149.
- [ET-0016]: (E) Pin/Net: clkg6 not found on line no: 150.
- [ET-0016]: (E) Pin/Net: clkg_6 not found on line no: 151.
- [ET-0016]: (E) Pin/Net: clkg_06 not found on line no: 152.
- [ET-0016]: (E) Pin/Net: clkg7 not found on line no: 153.
- [ET-0016]: (E) Pin/Net: clkg_7 not found on line no: 154.
- [ET-0016]: (E) Pin/Net:.clkg_07 not found on line no: 155.
- [ET-0016]: (E) Pin/Net: clkg8 not found on line no: 156.
- [ET-0016]: (E) Pin/Net: clkg_8 not found on line no: 157.
- [ET-0016]: (E) Pin/Net: clkg_08 not found on line no: 158.
- [ET-0016]: (E) Pin/Net: clkg9 not found on line no: 159.
- [ET-0016]: (E) Pin/Net: clkg_9 not found on line no: 160.
- [ET-0016]: (E) Pin/Net: clkg_09 not found on line no: 161.
- [ET-0016]: (E) Pin/Net: clkg11 not found on line no: 162.
- [ET-0016]: (E) Pin/Net: clkg22 not found on line no: 163.
- [ET-0016]: (E) Pin/Net: clkg33 not found on line no: 164.

```
[ET-0019]: <End.....PIS reader.
[ET-0018]: >Begin...ETA reader
        for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.eta.
[ET-0019]: <End.....ETA reader.
[ET-0018]: >Begin...POS reader
        for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/actual/IDCDSUC.pos.
[ET-0019]: <End.....POS reader.
        > idm::all_inputs
         > get_asserted_phases -pin op_dsbl_after -at
         > get_asserted_phases -pin eu iu spare1 -at
         > get_asserted_phases -pin second_op_lat -at
         > get_asserted_phases -pin mcr41_trap -at
         > get_asserted_phases -pin ifet_xcptn -at
         > get_asserted_phases -pin iu_eu_xcpt_pend -at
         > get_asserted_phases -pin iq_blk_d1 -at
         > get_asserted_phases -pin clkl_mode7 -at
Pin: NO PHASES for clkl_mode7: asserting default C3+R
          > set_arrival -time 401 -phase C3+R -ports clkl_mode7 -late
          > set_arrival -time 101 -phase C3+R -ports clkl_mode7 -early
         > get_asserted_phases -pin dcd_op 44 -at
         > get_asserted_phases -pin ru write in ig -at
         > get_asserted_phases -pin a_clk -at
Pin: NO PHASES for a_clk: asserting default C3+R
          > set_arrival -time 401 -phase C3+R -ports a_clk -late
          > set_arrival -time 101 -phase C3+R -ports a clk -early
         > get_asserted_phases -pin b_clk -at
Pin: NO PHASES for b_clk: asserting default C3+R
          > set_arrival -time 401 -phase C3+R -ports b_clk -late
          > set_arrival -time 101 -phase C3+R -ports b_clk -early
         > get_asserted_phases -pin ru_iu_rcvy_rst -at
         > get_asserted_phases -pin eu_iu_enter_slow md -at
         > get_asserted_phases -pin id_instr_stores -at
         > get_asserted_phases -pin op_inq_stores -at
         > get_asserted_phases -pin test_c1 -at
Pin: NO PHASES for test_c1: asserting default C3+R
          > set_arrival -time 401 -phase C3+R -ports test_c1 -late
          > set_arrival -time 101 -phase C3+R -ports test c1 -early
         > get asserted phases -pin ig blk aa -at
         > get_asserted_phases -pin aa_ofc_available -at
         > get_asserted_phases -pin eu_iu_mmode -at
         > get_asserted_phases -pin eu_iu_mcset_e1 -at
         > get_asserted_phases -pin aa_ofc_hold -at
         > get_asserted_phases -pin ru_98_43 -at
         > get_asserted_phases -pin srlz_op_match -at
         > get_asserted_phases -pin first_op_lat -at
         > get_asserted_phases -pin zero_branches -at
         > get_asserted_phases -pin dcd_mcr41_blk -at
         > get_asserted_phases -pin xu_iu_xlat_busy -at
         > get_asserted_phases -pin du_iu_hold_aa_req -at
         > get_asserted_phases -pin eu_iu_fpu_end_op -at
         > get_asserted_phases -pin eu iu misc hold -at
         > get_asserted_phases -pin op_cmp_raw -at
```

```
> get_asserted_phases -pin op_dsbl_before -at
         > get asserted_phases -pin op_drain -at
         > get_asserted_phases -pin eu_iu_fxu_end_op -at
         > get asserted_phases -pin op_mcend_raw -at
         > get_asserted_phases -pin eu_iu_br_wrong -at
         > get_asserted_phases -pin need_opnd_req -at
         > get_asserted_phases -pin legal_bht_br -at
         > get_asserted_phases -pin clkg -at
         > get_asserted_phases -pin bht_branch_req -at
Pin: NO PHASES for bht_branch_req: asserting default C3+R
          > set arrival -time 401 -phase C3+R -ports bht_branch_req ...
          > set_arrival -time 101 -phase C3+R -ports bht_branch_req ...
         > get_asserted_phases -pin id_ex_in_mm -at
         > get_asserted_phases -pin du_iu_quiesced -at
         > get asserted phases -pin iu_op_cmp_hit_a -at
         > get asserted_phases -pin iu_op_cmp_hit_b -at
         > get_asserted_phases -pin iu_op_cmp_hit_c -at
         > get_asserted_phases -pin iu_op_cmp_hit_d -at
         > get_asserted_phases -pin dcd_frc_milli -at
         > get_asserted_phases -pin iq_empty -at
         > get_asserted_phases -pin op_serialize -at
         > get_asserted_phases -pin gptr_scan_in -at
Pin: NO PHASES for gptr_scan_in: asserting default C3+R
          > set_arrival -time 401 -phase C3+R -ports gptr_scan_in -late
          > set_arrival -time 101 -phase C3+R -ports gptr_scan_in -e...
         > get_asserted_phases -pin aa_agi_lat -at
         > get_asserted_phases -pin branch_request -at
         > get_asserted_phases -pin ru_9a_52 -at
         > get_asserted_phases -pin bu_iu_quiesced -at
         > get asserted phases -pin dcd_blk_dsucc -at
         > get_asserted_phases -pin op_eim_dcd -at
         > get_asserted_phases -pin iqmcode_mod_390gr -at
         > get_asserted_phases -pin scan_in -at
Pin: NO PHASES for scan_in: asserting default C3+R
           > set arrival -time 401 -phase C3+R -ports scan_in -late
           > set_arrival -time 101 -phase C3+R -ports scan_in -early
         > get_asserted_phases -pin eu_iu_e1_exc_cond -at
         > get_asserted_phases -pin aa_ofc_block_req -at
         > get_asserted_phases -pin eu_iu_fpu_excpn -at
         > get_asserted_phases -pin block_aa_branch -at
         > get_asserted_phases -pin ru_iu_rq_blk -at
         > get_asserted_phases -pin op_chkpt_synch -at
         > get_asserted_phases -pin ireg_valid -at
         > get_asserted_phases -pin ru_9a_36 -at
         > get_asserted_phases -pin three_branches -at
          > get_asserted_phases -pin bht_block_dcd -at
Pin: NO PHASES for bht block_dcd: asserting default C3+R
           > set_arrival -time 401 -phase C3+R -ports bht_block_dcd -...
           > set arrival -time 101 -phase C3+R -ports bht_block_dcd -...
          > get asserted phases -pin ru_9a_20 -at
          > get_asserted_phases -pin iu_eu_data_blocked -at
          > get_asserted_phases -pin gptr_a_clk -at
Pin: NO PHASES for gptr_a_clk: asserting default C3+R
           > set arrival -time 401 -phase C3+R -ports gptr_a_clk -late
```

```
> set_arrival -time 101 -phase C3+R -ports gptr_a_clk -early
         > get_asserted_phases -pin gptr_b_clk -at
Pin: NO PHASES for gptr_b_clk: asserting default C3+R
           > set_arrival -time 401 -phase C3+R -ports gptr b clk -late
           > set_arrival -time 101 -phase C3+R -ports qptr_b_clk -early
         > get asserted phases -pin op is 44 -at
         > get_asserted_phases -pin inst_fetches -at
         > get_asserted_phases -pin clkg2 -at
         > get_asserted_phases -pin eu_iu_fxu_exc_cond -at
         > get_asserted_phases -pin ru_9a_04 -at
         > get_asserted_phases -pin br_wrong_targ -at
         > get_asserted_phases -pin scan_enable -at
         > get_asserted_phases -pin du_iu_store status(0) -at
         > get_asserted_phases -pin du_iu_store_status(1) -at
         > get_asserted_phases -pin du_iu_store_status(2) -at
         > get_asserted_phases -pin eu_iu_srlz op actn(0) -at
         > get_asserted_phases -pin eu iu srlz op actn(1) -at
         > get_asserted_phases -pin ru_9a_0001(0) -at
         > get_asserted_phases -pin ru_9a_0001(1) -at
         > get_asserted_phases -pin ireg_0_1(0) -at
         > get_asserted_phases -pin ireg_0_1(1) -at
         > get_asserted_phases -pin num_dcd_cyl(0) -at
         > get_asserted_phases -pin num_dcd_cyl(1) -at
         > get_asserted_phases -pin ru_9a_3233(32) -at
         > get_asserted_phases -pin ru_9a_3233(33) -at
         > get_asserted_phases -pin eu_iu_interrupt_info(0) -at
         > get_asserted_phases -pin eu_iu_interrupt info(1) -at
         > get_asserted_phases -pin eu_iu_interrupt_info(2) -at
         > get_asserted_phases -pin eu iu interrupt info(3) -at
         > get_asserted_phases -pin ru_9a_1617(16) -at
         > get_asserted_phases -pin ru_9a_1617(17) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(0) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(1) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(2) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(3) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(4) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(5) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(6) -at
         > get_asserted_phases -pin eu_iu_srlz op encode(7) -at
         > get_asserted_phases -pin eu iu srlz op encode(8) -at
         > get_asserted_phases -pin eu iu srlz op encode(9) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(10) -at
         > get_asserted_phases -pin eu_iu_srlz_op_encode(11) -at
         > get_asserted_phases -pin ru_9a_4849(48) -at
         > get_asserted_phases -pin ru_9a_4849(49) -at
         > get_asserted_phases -pin ireg_1631(22) -at
         > get_asserted_phases -pin ireg_1631(23) -at
         > get_asserted_phases -pin ireg_1631(24) -at
         > get_asserted_phases -pin ireg_1631(25) -at
         > get_asserted_phases -pin ireg_1631(26) -at
         > get_asserted_phases -pin ireg_1631(27) -at
         > get_asserted_phases -pin ireg 1631(28) -at
         > get_asserted_phases -pin ireg_1631(29) -at
         > get_asserted_phases -pin ireg_1631(30) -at
        > idm::all_outputs
```

```
> get_asserted_phases -pin iu_eu_opcode_cmp -rat
         > get_asserted_phases -pin iu_rcvry_reset -rat
         > get_asserted_phases -pin iu_reset_op_c -rat
         > get_asserted_phases -pin dcd_succ_last_t1 -rat
Pin: NO PHASES for dcd_succ_last_t1:
          > set_required -time 999 -phase C3+R -ports dcd_succ_last_...
          > set_required -time -999 -phase C3+R -ports dcd_succ_last...
         > get_asserted_phases -pin iu_milli_mode -rat
         > get_asserted_phases -pin iu_reset_op_c_t1 -rat
Pin: NO PHASES for iu_reset_op_c_t1:
          > set_required -time 999 -phase C3+R -ports iu_reset_op_c_...
          > set_required -time -999 -phase C3+R -ports iu_reset_op_c...
         > get_asserted_phases -pin dcd_succ_last -rat
         > get_asserted_phases -pin iu_eu_op_nomatch -rat
         > get_asserted_phases -pin ds_1st_maybe -rat
         > get_asserted_phases -pin id_xcute_targ -rat
         > get_asserted_phases -pin xc_frc_ia_to_if_t1 -rat
         > get_asserted_phases -pin dcd_success_tr -rat
         > get_asserted_phases -pin dsucc_or_agi_n -rat
         > get_asserted_phases -pin dsucc_or_agi -rat
         > get asserted phases -pin iu_slow_mode -rat
         > get_asserted_phases -pin slwmd_blk_n -rat
         > get_asserted_phases -pin xc_frc_milli -rat
          > get_asserted_phases -pin dcd_succ_first_t1 -rat
         > get_asserted_phases -pin iu_reset_all -rat
         > get_asserted_phases -pin iu_milli_mode_t1 -rat
          > get_asserted_phases -pin iu_milli_mode_t2 -rat
          > get_asserted_phases -pin iu_milli_mode_t3 -rat
          > get asserted_phases -pin xc_frc_milli_t1 -rat
          > get asserted phases -pin iu_exc_cond -rat
          > get_asserted_phases -pin slow_mode_tr -rat
          > get asserted_phases -pin iu_eu_slow_mode -rat
          > get asserted phases -pin dcd_success -rat
          > get_asserted_phases -pin iu_milli_mode_tr -rat
          > get_asserted_phases -pin iu_reset_if -rat
          > get_asserted_phases -pin exc_cond_tr -rat
          > get_asserted_phases -pin dcd_succ_first -rat
          > get_asserted_phases -pin execute_recovery -rat
          > get_asserted_phases -pin execute_xcptn -rat
          > get_asserted_phases -pin xc_frc_ia_to_if -rat
          > get_asserted_phases -pin iu_slow_mode_t1 -rat
Pin: NO PHASES for iu slow mode_t1:
           > set_required -time 999 -phase C3+R -ports iu_slow_mode_t...
           > set_required -time -999 -phase C3+R -ports iu_slow_mode_...
          > get asserted phases -pin gptr_scan_out -rat
Pin: NO PHASES for gptr_scan_out:
           > set_required -time 999 -phase C3+R -ports gptr_scan_out ...
           > set_required -time -999 -phase C3+R -ports gptr_scan_out...
          > get_asserted_phases -pin iu_reset_fst -rat
          > get_asserted_phases -pin scan_out -rat
Pin: NO PHASES for scan_out:
           > set required -time 999 -phase C3+R -ports scan_out -late
           > set_required -time -999 -phase C3+R -ports scan_out -early
          > get asserted phases -pin iu eu dcd succ_tr -rat
          > get_asserted_phases -pin idcdsuc_err -rat
```

```
Pin: NO PHASES for idcdsuc_err:
           > set_required -time 999 -phase C3+R -ports idcdsuc_err -late
           > set_required -time -999 -phase C3+R -ports idcdsuc err -...
          > get_asserted phases -pin frc milli -rat
          > get_asserted_phases -pin iu_intrupt_info(0) -rat
          > get_asserted_phases -pin iu_intrupt info(1) -rat
          > get_asserted_phases -pin iu_intrupt_info(2) -rat
          > get_asserted_phases -pin iu_intrupt_info(3) -rat
          > get_asserted_phases -pin blk_dcd_info_tr(0) -rat
          > get_asserted_phases -pin blk_dcd_info_tr(1) -rat
          > get_asserted_phases -pin blk_dcd_info_tr(2) -rat
          > get_asserted_phases -pin blk_dcd_info_tr(3) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(0) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(1) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(2) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(3) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(4) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(5) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(6) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(7) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(8) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(9) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(10) -rat
          > get_asserted_phases -pin iu_srlz_op_encode(11) -rat
          > get_asserted_phases -pin decode ilc(0) -rat
          > get_asserted_phases -pin decode_ilc(1) -rat
          > get_asserted_phases -pin srlz_actn_tr(0) -rat
          > qet_asserted_phases -pin srlz_actn_tr(1) -rat
          > get_asserted_phases -pin intrpt_info_tr(0) -rat
          > get_asserted_phases -pin intrpt_info_tr(1) -rat
          > get_asserted_phases -pin intrpt_info_tr(2) -rat
          > get_asserted_phases -pin intrpt_info_tr(3) -rat
          > get_asserted_phases -pin op_44_info_tr(0) -rat
          > get_asserted_phases -pin op_44_info_tr(1) -rat
          > get_asserted_phases -pin dcd_c_cnt(0) -rat
          > get_asserted_phases -pin dcd c cnt(1) -rat
        > read_dcadi_file -file /afs/apd/func/vlsi/alliance00/bscc...
[ET-0018]: >Begin...ETE DCADJ reader
        for file /afs/apd/func/vlsi/alliance00/bscc8/v5/ndr/a00.dcadj.
[ET-0019]: <End.....ETE DCADJ reader.
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_set_rc.tcl
  > write_end_point_report -points 2
[ET-0018]: >Begin...New EndPoint Report
        for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
*****POU92000-0107US1***** code invocation date
Sun Apr 18 21:58:17 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                         EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                      Max. Slack: 1.13427E+38
Sort Field: Slack
                                  Max. Endpoints: 2
 Cause of Slack
                          Abbreviation Comparison/Description
```

Slack Continuation		
Required Arrival Tim	SIRCONT Slack due to a point downstream on path ne RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL	
TIME)		
Clock Gating Setup ARRIVAL TIME + AD		CK
Clock Gating Hold ARRIVAL TIME + AD	CIKGHID (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK	
Clock Tree Pulse W		
TRAILING EDGE) Setup	Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +	
ADJUST) Hold	Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +	
ADJUST) EndOfCycle	EndOfC (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +	-
ADJUST)	·	
ClockPulseWidth TRAILING EDGE)	CIKPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK	
ClockSeparation ARRIVAL TIME + AD	ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOC DJUST)	
Loop CLOCK + ADJUST)	ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM	M
Arrival Time Limiting	g ATLimit Slack discontinuity due to failed test	
Num/	LimitedAT/ Delay/ Failed Test/	
Test PinName NetName	E Phase AT Slack Slew CL FO Cell P Func T.A	aj .
,		
1 dcd_succ_last_		
1 dcd_succ_last_dcd_succ_last_t1	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0	
dcd_succ_last_t1 RAT> BOX714/OUT	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 cs_invvn 01c NOT	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 cs_invvn 01c NOT F C3+R 1337 -2243 65 302 4 cs_invvn 01c NOT	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a	_t1	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> {a} C2738/y 0 N675> C2738/b	_t1 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 cs_invvn 01c NOT F C3+R 1337 -2243 65 302 4 cs_invvn 01c NOT	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> {a} C2738/y 0 N675> C2738/b 48 dcd_success&0> C2734rwr/y	_t1	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> C2738/b 48 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a	_t1	٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> C2738/y 0 N675> C2734rwr/y 0 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/y 53 N1097> C2728rwr/y		٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> C2738/y 0 N675> C2734rwr/y 0 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/y 0 N1097		٠
dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t18> C167/y 0 dcd_succ_last_t18> C167/a 1906 N675> C2738/y 0 N675> C2734rwr/y 0 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/y 53 N1097> C2728rwr/y	11 R C3+R 3242 -2243 3621 1011 1 PO 0 999 0 R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD R C3+R 3242 -2243 3621 1011 1 Cs_invvn 01c NOT F C3+R 1337 -2243 65 302 4 cs_invvn 01c NOT F C3+R 1337 -2243 65 302 4 cs_nnd2n 14c NAND R C3+R 1289 -2243 93 1261 4 cs_invvn 19c NOT F C3+R 1236 -2243 40 310 1 cs_invvn 19c NOT F C3+R 1236 -2243 40 310 1 cs_invvn 19c NOT	

> C2725rwr/a F 57 N1479	C3+R 1148 -2243 98 161 2 cs_nnd2n 13c NAND
	F C3+R 1148 -2243 98 161 2 cs_nnd3n 12c NAND
	R C3+R 1085 -2243 184 115 2 cs_nnd3n 12c NAND
	R C3+R 1085 -2243 184 115 2 cs_nor3n 10c NOR
	C3+R 973 -2243 97 52 1 cs_nor3n 10c NOR
>{e} C2579rwr_0_0/y 0 N1976	F C3+R 973 -2243 97 52 1 cs_nnd3n 07c NAND
> C2579rwr_0_0/b 64 N127	R C3+R 909 -2243 223 61 2 cs_nnd3n 07c NAND
N127	C3+R 909 -2243 223 61 2 cs_invvn 01c NOT 0
blk_dcd_in(0)	C3+R 785 -2243 85 16 1 cs_invvn 01c NOT 124
0 blk_dcd_in(0)	F C3+R 785 -2243 85 16 1 cs_nnd3n 02c NAND
55 N393	R C3+R 730 -2243 121 17 1 cs_nnd3n 02c NAND
0 N393	C3+R 730 -2243 121 17 1 cs_nnd2n 02c NAND C3+R 641 -2243 203 215 8 cs_nnd2n 02c NAND
89 N1728	C3+R 641 -2243 203 215 8 cs_nnd2n 02c NAND C3+R 641 -2243 203 215 8 cs_invvn 06c NOT 0
N1728	
144 N1371	
0 N1371	C3+R 497 -2243 300 87 3 cs_nnd2n 02c NAND
> C2061/a F (169 dcd_cyl_cnt_q(0)	C3+R 328 -2243 96 124 4 cs_nnd2n 02c NAND
> dcd_cyl_cnt.reg_n.lat_0/l2_out_n	F C3+R 328 -2243 96 124 4 cl_nnd2n 07c
SRL 0 dcd_cyl_cnt_q(0)> dcd_cyl_cnt.reg_n.lat_0/c2 168 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cl_nnd2n 07c SRL
	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
2 dcd_succ_last_t1 dcd_succ_last_t1	F C3+R 2696 -1697 2124 1011 1 PO 0
RAT > BOX714/OUT	999 0 F C3+R 2696 -1697 2124 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN F 0 dcd_succ_last_t1&0	C3+R 2696 -1697 2124 1011 1 IOPAD IOPAD
	3+R 2696 -1697 2124 1011 1 cs_invvn 01c NOT
	C3+R 1240 -1697 97 302 4 cs_invvn 01c NOT
	C3+R 1240 -1697 97 302 4 cs_nnd2n 14c NAND

> C2738/b	F C3+R	1179 -1697	56 1	261 4 cs_nnd2n	14c NAND
61 dcd_success&0					
> C2734rwr/y	F C3+R	1179 -1697	56	1261 4 cs_invvn	19c NOT
0 dcd_success&0	D 00 D	4400 4007	50	040 4 image	10° NOT
> C2734rwr/a	R C3+R	1138 -1697	58	310 1 cs_invvn	19c NOT
41 N1097	R C3+R	1138 -1697	58	310 1 cs_invvn	16c NOT
> C2728rwr/y 0 N1097	11 00711	1100 1007	30	010 1 00	1001101
> C2728rwr/a	FC3+R	1099 -1697	61	181 2 cs_invvn	16c NOT
39 N1692					
>{b} C2725rwr/y	FC3+R	1099 -1697	61	181 2 cs_nnd2n	13c NAND
0 N1692	D 00 D	1050 1007	00	404 0 ss mmd0m	120 NAND
> C2725rwr/a	R C3+R	1056 -1697	98	161 2 cs_nnd2n	13c NAND
43 N1479	R C3+R	1056 -1697	98	161 2 cs_nnd3n	12c NAND
>{c} C2721rwr/y 0 N1479	n ooth	1030 -1037	30	101 2 05_1110011	12010110
> C2721rwr/a	FC3+R	992 -1697	86	115 2 cs_nnd3n	12c NAND
64 N1497				_	
>{d} C2709rwr/y	F C3+R	992 -1697	86	115 2 cs_nor3n	10c NOR .
0 N1497					40 1100
> C2709rwr/c	R C3+R	927 -1697	117	52 1 cs_nor3n	10c NOR
65 N1976	R C3-	⊦R 927 -169)7 1	17 52 1 cs_nnd	3n 07c NAND
>{e} C2579rwr_0_0/y 0 N1976	n Co-	FN 921 - 100	<i>51</i> 1	17 32 1 63_1116	011 0701471145
> C2579rwr_0_0/b	F C3+	R 842 -169	7 13	1 61 2 cs_nnd3	n 07c NAND
85 N127				<u>-</u>	
> C2538/y	FC3+R	842 -1697	131	61 2 cs_invvn C	1c NOT 0
N127					4 NOT 00
> C2538/a	R C3+R	752 -1697	96	16 1 cs_invvn 0	1c NOT 90
blk_dcd_in(0)	R C3+R	752 -1697	96	16 1 cs_nnd3n	02c NAND
>{f} C2480rwr/y 0 blk_dcd_in(0)	n Co+n	/52 -109/		10 1 CS_IIIIGSII	020 14/110
> C2480rwr/a	F C3+R	688 -1697	90	17 1 cs_nnd3n	02c NAND
64 N393				-	
>{g} C2324/y	F C3+R	688 -1697	90	17 1 cs_nnd2n	02c NAND
0 N393					00 NAME
> C2324/b	R C3+R	632 -1697	286	215 8 cs_nnd2n	02¢ NAND
56 N1728	R C3+R	632 -1607	286	215 8 cs_invvn	06c NOT 0
> C2224/y N1728	n Co+n	032 -1097	200	213 0 03_1114411	0001101
> C2224/a	F C3+R	452 -1697	212	87 3 cs_invvn (06c NOT
180 N1371				_	
>{h} C2061/y	FC3+R	452 -1697	212	87 3 cs_nnd2n	02c NAND
0 N1371					
> C2061/a	R C3+R	315 -1697	111	124 4 cs_nnd2n	U2C NAND
137 dcd_cyl_cnt_q(0)		0 CO . D 215	1607	111 124 4 cl	nnd2n 07c
> dcd_cyl_cnt.reg_n.lat_0/l2_or	ul_n r	1 U3+H 313	-1097	111 124 4 61	_11110211 070
SRL 0 dcd_cyl_cnt_q(0)> dcd_cyl_cnt.reg_n.lat_0/c2	B C	3+ 160 N	I/C	60 222 13 cl_nnc	12n 07c SRL
155 slow_mode.c2_1			-	·• ··	
> slow_mode.clockblock/c2	R	C3+ 160 I	V/C	60 222 13 cb_cl	k_32_1 LCB
0 slow_mode.c2_1					

> timing_reset

[timing_reset]: Timing has been reset. > write_end_point_report -points 2 [ET-0018]: >Begin...New EndPoint Report for file /tmp/end_point_report..92476. [ET-0019]: <End.....New Endpoint Report. Sun Apr 18 21:58:18 1999 Part: IDCDSUC Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38 Sort Field: Slack Max. Endpoints: 2 Cause of Slack Abbreviation Comparison/Description Slack Continuation SIkCont Slack due to a point downstream on path Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST) Clock Gating Hold CIKGHId (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME + ADJUST) Clock Tree Pulse Width **CIKTPW** (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) Setup Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + ADJUST) Hold Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST) **EndOfCycle EndOfC** (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST) ClockPulseWidth **CIkPW** (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) ClockSeparation ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST) Loop **ALTest** (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST) Arrival Time Limiting **ATLimit** Slack discontinuity due to failed test Num/ LimitedAT/ Delay/ Failed Test/ **Test PinName** E Phase AT Slack Slew CL FO Cell P Func T.Adj NetName

1 dcd_succ_last_t1	R C3+R 3242 -2243 3621 1011 1 PO 0
dcd_succ_last_t1	
RAT	999 0
> BOX714/OUT	R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	•
> BOX714/IN	R C3+R 3242 -2243 3621 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	
> C167/y	R C3+R 3242 -2243 3621 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0	
> C167/a	F C3+R 1337 -2243 65 302 4 cs_invvn 01c NOT
1906 N675	
>{a} C2738/v	F C3+R 1337 -2243 65 302 4 cs nnd2n 14c NAND

0 N675> C2738/b R C34 48 dcd_success&0> C2734rwr/y R C3 0 dcd_success&0> C2734rwr/a F C3 53 N1097	3+R 1289 -2243 93 1261 4 cs_invvn 19c NOT
> C2734rwr/y R C3 0 dcd_success&0> C2734rwr/a F C3 53 N1097	3+R 1236 -2243 40 310 1 cs_invvn 19c NOT
0 dcd_success&0 > C2734rwr/a F C3 53 N1097	3+R 1236 -2243 40 310 1 cs_invvn 19c NOT
> C2734rwr/a F C3 53 N1097	
53 N1097	
	3+R 1236 -2243 40 310 1 cs_invvn 16c NOT
	3+R 1236 -2243 40 310 LCS_INVVII TOC NOT
,	
0 N1097	3+R 1205 -2243 84 181 2 cs_invvn 16c NOT
> C2728rwr/a R C3	3+H 1203 -2243 64 181 2 65_11(4)11 106 (40)
31 N1692	3+R 1205 -2243 84 181 2 cs_nnd2n 13c NAND
>{b} C2725rwr/y R C 0 N1692	70711 1200 2240 01 101 2 00_1110211 100 111112
> C2725rwr/a F C3	3+R 1148 -2243 98 161 2 cs_nnd2n 13c NAND
57 N1479	
	3+R 1148 -2243 98 161 2 cs_nnd3n 12c NAND
0 N1479	
> C2721rwr/a R C3	3+R 1085 -2243 184 115 2 cs_nnd3n 12c NAND
63 N1497	
>{d} C2709rwr/y R C	C3+R 1085 -2243 184 115 2 cs_nor3n 10c NOR
0 N1497	
> C2709rwr/c F C3	3+R 973 -2243 97 52 1 cs_nor3n 10c NOR
112 N1976	C3+R 973 -2243 97 52 1 cs_nnd3n 07c NAND
· (-) - · · /	F C3+R 973 -2243 97 52 1 cs_nnd3n 07c NAND
0 N1976 > C2579rwr_0_0/b · R	C3+R 909 -2243 223 61 2 cs_nnd3n 07c NAND
64 N127	000 1210 120 01 200 110
> C2538/y R C3-	+R 909 -2243 - 223 61 2 cs_invvn 01c NOT 0
N127	
> C2538/a F C3-	+R 785 -2243 85 16 1 cs_invvn 01c NOT 124
blk_dcd_in(0)	
>{f} C2480rwr/y F C	3+R 785 -2243 85 16 1 cs_nnd3n 02c NAND
0 blk_dcd_in(0)	
> C2480rwr/a R C	3+R 730 -2243 121 17 1 cs_nnd3n 02c NAND
55 N393	D 700 0040 101 17 1 co nnd0n 000 NAND
>{g} C2324/y R C3	3+R 730 -2243 121 17 1 cs_nnd2n 02c NAND
0 N393 > C2324/b F C3	+R 641 -2243 203 215 8 cs_nnd2n 02c NAND
> C2324/b F C3- 89 N1728	+N 041 -2240 200 213 0 03_1110211 020101110
> C2224/y F C3-	+R 641 -2243 203 215 8 cs_invvn 06c NOT 0
N1728	711
> C2224/a R C3	8+R 497 -2243 300 87 3 cs_invvn 06c NOT
144 N1371	
>{h} C2061/y R C3	3+R 497 -2243 300 87 3 cs_nnd2n 02c NAND
0 N1371	
> C2061/a F C3	+R 328 -2243 96 124 4 cs_nnd2n 02c NAND
169 dcd_cyl_cnt_q(0)	
	F C3+R 328 -2243 96 124 4 cl_nnd2n 07c
SRL 0 dcd_cyl_cnt_q(0)	D.CO. 160 N/C 60 000 10 ol and0n 070 SDI
> dcd_cyl_cnt.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_nnd2n 07c SRL
168 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
> slow_mode.clockblock/c2 0 slow_mode.c2_1	N CO+ 100 1WC 00 222 10 CD_CIN_02_1 EOD
-	

.

```
87 3 cs_nnd2n 02c NAND
                                           452 -1697
                                                       212
                                FC3+R
---->{h} C2061/y
0 N1371
                                                       111 124 4 cs_nnd2n 02c NAND
                                R C3+R
                                           315 -1697
----> C2061/a
137 dcd_cyl_cnt_q(0)
                                                              111 124 4 cl_nnd2n 07c
                                                  315 -1697
----> dcd_cyl_cnt.reg_n.lat_0/l2_out_n
                                       R C3+R
        0 dcd_cyl_cnt_q(0)
SRL
                                                            60 222 13 cl_nnd2n 07c SRL
                                     R C3+
                                               160
                                                     N/C
----> dcd_cyl_cnt.reg_n.lat_0/c2
155 slow_mode.c2_1
                                                160
                                                     N/C
                                                            60 222 13 cb_clk_32_1 LCB
                                      R C3+
----> slow_mode.clockblock/c2
0 slow mode.c2_1
  > accTime enable
[BD-13116]: Initializing accounting
  > write_end_point_report -points 2
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 21:58:18 1999
Part: IDCDSUC
                                    EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                 Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                              Max. Endpoints: 2
Sort Field: Slack
                       Abbreviation Comparison/Description
 Cause of Slack
                                   Slack due to a point downstream on path
 Slack Continuation
                      SlkCont
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                         RAT
                                      ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                   ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                        ClkGSet
 Clock Gating Setup
ARRIVAL TIME + ADJUST )
                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                        ClkGHld
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
                          CIKTPW
TRAILING EDGE )
                              ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                    Setup
 Setup
ADJUST)
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                   Hold
 Hold
ADJUST )
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                      EndOfC
 EndOfCycle
ADJUST)
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIkPW
 ClockPulseWidth
TRAILING EDGE)
                                   ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
 ClockSeparation
                        ClkSep
ARRIVAL TIME + ADJUST )
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                    ALTest
 Loop
CLOCK + ADJUST )
                                   Slack discontinuity due to failed test
 Arrival Time Limiting
                        ATLimit
                                                                     Delay/ Failed Test/
                                  LimitedAT/
  Num/
                                             AT Slack Slew CL FO Cell
                                                                            P Func T.Adi
  Test PinName
                                  E Phase
NetName
```

144 N1371 497 -2243 300 87 3 cs_nnd2n 02c NAND R C3+R ---->{h} C2061/y 0 N1371 FC3+R 328 -2243 96 124 4 cs nnd2n 02c NAND ----> C2061/a 169 dcd_cyl_cnt_q(0) 328 -2243 96 124 4 cl_nnd2n 07c ----> dcd_cyl_cnt.reg_n.lat_0/l2_out_n FC3+R 0 dcd_cyl_cnt_q(0) SRL 60 222 13 cl_nnd2n 07c SRL N/C ----> dcd_cyl_cnt.reg_n.lat_0/c2 R C3+ 160 168 slow_mode.c2_1 ----> slow_mode.clockblock/c2 R C3+ 160 N/C 60 222 13 cb clk_32_1 LCB 0 slow_mode.c2_1 F C3+R 2696 -1697 2124 1011 1 PO 0 2 dcd_succ_last_t1 dcd_succ_last_t1 999 RAT **IOPAD** 2696 -1697 2124 1011 1 IOPAD FC3+R ----> BOX714/OUT 0 dcd succ last t1 **IOPAD** 2696 -1697 2124 1011 1 IOPAD ----> BOX714/IN FC3+R 0 dcd_succ_last_t1&0 2696 -1697 2124 1011 1 cs_invvn 01c NOT FC3+R ----> C167/v 0 dcd_succ_last_t1&0 97 302 4 cs_invvn 01c NOT RC3+R 1240 -1697 ----> C167/a 1457 N675 ---->{a} C2738/y R C3+R 1240 -1697 97 302 4 cs_nnd2n 14c NAND 0 N675 1179 -1697 56 1261 4 cs_nnd2n 14c NAND F C3+R ----> C2738/b 61 dcd success&0 FC3+R 1179 -1697 56 1261 4 cs_invvn 19c NOT ----> C2734rwr/y 0 dcd success&0 310 1 cs_invvn 19c NOT 58 R C3+R 1138 -1697 ----> C2734rwr/a 41 N1097 310 1 cs_invvn 16c NOT 1138 -1697 58 ---> C2728rwr/y R C3+R 0 N1097 1099 -1697 61 181 2 cs_invvn 16c NOT F C3+R ----> C2728rwr/a 39 N1692 181 2 cs_nnd2n 13c NAND FC3+R 1099 -1697 61 ---->{b} C2725rwr/y 0 N1692 R C3+R 1056 -1697 98 161 2 cs_nnd2n 13c NAND ----> C2725rwr/a 43 N1479 1056 -1697 98 161 2 cs_nnd3n 12c NAND R C3+R ---->{c} C2721rwr/y 0 N1479 FC3+R 992 -1697 86 115 2 cs_nnd3n 12c NAND ---> C2721rwr/a 64 N1497 992 -1697 86 115 2 cs_nor3n 10c NOR FC3+R ---->{d} C2709rwr/y 0 N1497 117 52 1 cs_nor3n 10c NOR R C3+R 927 -1697 ----> C2709rwr/c 65 N1976 927 -1697 117 52 1 cs_nnd3n 07c NAND R C3+R ---->{e} C2579rwr_0_0/y 0 N1976 131 61 2 cs_nnd3n 07c NAND 842 -1697 FC3+R ----> C2579rwr_0_0/b 85 N127 61 2 cs_invvn 01c NOT 0 842 -1697 131 ----> C2538/y F C3+R N127 96 16 1 cs_invvn 01c NOT R C3+R 752 -1697 ----> C2538/a

blk_dcd_in(0)						
>{f} C2480rwr/y 0 blk_dcd_in(0)	R C3+R	752 -1697	96	16 1 cs_nnd3n	02c NAND	
> C2480rwr/a	F C3+R	688 -1697	90	17 1 cs_nnd3n	02c NAND	
64 N393 >{g} C2324/y	FC3+R	688 -1697	90	17 1 cs_nnd2n	02c NAND	
0 N393 > C2324/b	R C3+R	632 -1697	286	215 8 cs_nnd2n	02c NAND	
56 N1728 > C2224/y						
N1728	R C3+R	632 -1697	286	215 8 cs_invvn	06c NO I	0
> C2224/a 180 N1371	F C3+R	452 -1697	212	87 3 cs_invvn	06c NOT	-
>{h} C2061/y	FC3+R	452 -1697	212	87 3 cs_nnd2n	02c NAND	
0 N1371 > C2061/a	R C3+R	315 -1697	111	124 4 cs_nnd2n	02c NAND	
137 dcd_cyl_cnt_q(0)						
> dcd_cyl_cnt.reg_n.lat_0/l2_c SRL 0 dcd_cyl_cnt_q(0)	out_n R	C3+H 315	-1697	' 111 124 4 cl	_nnd2n <u>,</u> 07c	
> dcd_cyl_cnt.reg_n.lat_0/c2 155 slow_mode.c2_1	R C	3+ 160 I	N/C	60 222 13 cl_nn	d2n 07c SRL	- .
> slow_mode.clockblock/c2 0 slow_mode.c2_1	RC	3+ 160	N/C	60 222 13 cb_c	lk_32_1 LCB	

> checkfan

Electrical Violations in Network 'IDCDSUC'

		Capacitance Slew Fanout
Pin/Port		Limit / AdjLim / Actual Limit / AdjLim / Actual
eu_iu_enter_slow_md	-> eu_iu_enter_slo	
/ 290.00 / 352.00 * 1	· · · · · · · · · · · · · · · · · · ·	
eu_iu_mmode	-> eu_iu_mmode	141.00 / 141.00 / 32.56 290.00 /
290.00 / 326.00 * 1	the state of the s	
du_iu_hold_aa_req	-> du_iu_hold_aa_re	eq 141.00 / 141.00 / 73.63 290.00 /
290.00 / 424.00 * 1	•	
eu_iu_fpu_end_op	-> eu_iu_fpu_end_op	p 141.00 / 141.00 / 15.67 290.00 /
290.00 / 339.00 * 1		,
eu_iu_misc_hold	<pre>-> eu_iu_misc_hold</pre>	141.00 / 141.00 / 18.88 290.00 /
290.00 / 332.00 * 1		
clkg	-> clkg	141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00 1		
du_iu_quiesced	-> du_iu_quiesced	141.00 / 141.00 / 16.89 290.00 /
290.00 / 338.00 * 1	·	
iq_empty	-> iq_empty	141.00 / 141.00 / 174.31 * 290.00 / 290.00
/ 116.00 1		
gptr_scan_in	-> gptr_scan_in	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 1	-	
gptr_a_clk	-> gptr_a_clk	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 1	. –	0.00 /
gptr_b_clk	-> gptr_b_clk	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 1	•	0.00 / 0.00 /
clkg2	-> clkg2	141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00 1	•	700.00 7

```
141.00 / 141.00 / 15.67
                                                                                     290.00
                            -> eu iu fxu exc cond
eu iu_fxu_exc_cond
/ 290.00 / 390.00 * 1
                                                           141.00 / 141.00 / 16.89
                                                                                    290.00 /
                            -> du_iu_store_status(2)
du iu store status(2)
290.00 / 500.00 * 1
                                                            141.00 / 141.00 / 47.57
                                                                                    290.00 /
                            -> eu_iu_srlz_op_actn(0)
eu_iu_srlz_op_actn(0)
290.00 / 374.00 * 1
                                                            141.00 / 141.00 / 47.57
                                                                                    290.00 /
                            -> eu_iu_srlz_op_actn(1)
eu_iu_srlz_op_actn(1)
290.00 / 341.00 * 1
                                                               141.00 / 141.00 / 16.89
eu iu srlz op encode(0)
                              -> eu iu srlz op encode(0)
290.00 / 290.00 / 401.00 * 1
                                                               141.00 / 141.00 / 16.89
                              -> eu iu srlz op encode(1)
eu iu srlz op encode(1)
290.00 / 290.00 / 400.00 * 1
                                                               141.00 / 141.00 / 16.89
                              -> eu_iu_srlz_op_encode(2)
eu iu srlz op_encode(2)
290.00 / 290.00 / 420.00 * 1
                              -> eu_iu_srlz_op_encode(3)
                                                               141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(3)
290.00 / 290.00 / 302.00 * 1
                                                               141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(4)
                              -> eu_iu_srlz_op_encode(4)
290.00 / 290.00 / 406.00 * 1
                                                               141.00 / 141.00 / 16.89
eu iu srlz op encode(5)
                              -> eu iu srlz op_encode(5)
290.00 / 290.00 / 373.00 * 1
                                                               141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(6)
                              -> eu_iu_srlz_op_encode(6)
290.00 / 290.00 / 354.00 * 1
                                                               141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(7)
                              -> eu_iu_srlz_op_encode(7)
290.00 / 290.00 / 398.00 * 1
eu iu srlz op encode(8)
                              -> eu_iu_srlz_op_encode(8)
                                                               141.00 / 141.00 / 16.89
290.00 / 290.00 / 367.00 * 1
eu_iu_srlz_op_encode(9)
                              -> eu_iu_srlz_op_encode(9)
                                                               141.00 / 141.00 / 16.89
290.00 / 290.00 / 323.00 * 1
                              -> eu_iu_srlz_op_encode(11)
                                                                141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(11)
290.00 / 290.00 / 500.00 * 1
                                                                   78.50 / 78.50 / 220.92 *
c1@slow mode.clockblock:cb clk 32_1 -> slow_mode.c1_1
200.00 / 200.00 / 60.00 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                                                   78.50 / 78.50 / 222.27 *
c2@slow mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
200.00 / 200.00 / 60.00 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                                                    78.50 / 78.50 / 212.39 *
clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
200.00 / 200.00 / 184.59 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                                                    78.50 / 78.50 / 237.92 *
c1@slow mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                                    78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                                    78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                                    78.50 / 78.50 / 237.92
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                                                    78.50 / 78.50 / 239.37 *
c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3
                                                                    78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
                                                                    78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                                    78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4
                                                                    78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP BTR KEEP BHC NO PARALLEL NO_SERIAL
c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
                                                                    78.50 / 78.50 / 237.91 *
```

200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL

	Capacitance Slew Fanout
Pin/Port -> Net	Limit / AdjLim / Actual Limit / AdjLim / Actual
c2@slow_mode.clockblock_4:cb_clk_32> st	ow_mode.c2_5 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KE	EP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_4:cb_clk_3 -> slo	ow mode.clka 5 78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR K	EEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_5:cb_clk_32> sl	ow_mode.c1 78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KE	EP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_5:cb_clk_32> sl	ow_mode.c2 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KE	EP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_5:cb_clk_3 -> slo	w_mode.clka 78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR K	EEP_BHC NO_PARALLEL NO_SERIAL
y@C167:cs_invvn01c -> dcd_succ_	_last_t1&0 68.00 / 68.00 / 1011.00 * 301.00
/ 301.00 / 3676.28 * 1 KEEP_BTR	
y@C2013:cs_invvn01c -> N18&0	68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3608.92 * 1	
y@C2061:cs_nnd2n02c -> N1371	70.00 / 70.00 / 86.53 * 290.00 /
290.00 / 309.86 * 3	
y@C2082:cs_invvn01c -> N146&0	68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3604.78 * 1	
y@C2224:cs_invvn06c -> N1728	208.00 / 208.00 / 214.85 * 290.00 /
290.00 / 285.51 8	
y@C2393:cs_nnd2n02c -> iu_reset_	op_c_t1&0 70.00 / 70.00 / 1044.40 *
290.00 / 290.00 / 3683.69 * 3	e de la companya de
y@C2496:cs_nnd4n03c -> N1435	85.00 / 85.00 / 97.83 * 290.00 /
290.00 / 353.82 * 5	
y@C2646:cs_invvn04c -> N1645	133.00 / 133.00 / 150.69 * 290.00 /
290.00 / 273.28 6	
y@C2724:cs_nnd2n02c -> N23	70.00 / 70.00 / 92.41 * 290.00 /
290.00 / 326.23 * 3	
y@C2750:cs_invvn05c -> N1333	167.00 / 167.00 / 180.24 * 290.00 /
290.00 / 266.70 8	
y@C2794:cs_ao12n03c -> N73	86.00 / 86.00 / 92.41 * 290.00 /
290.00 / 466.30 * 3	
l2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_bll	c_1cyc_q 247.00 / 247.00 / 256.34 *
290.00 / 290.00 / 205.99 8	

[BD-500900]: (W) There were 57 electrical violations. > checkfan

Electrical Violations in Network 'IDCDSUC'

		Capacitance	Slew	Fanout
Pin/Port	-> Net	Limit / AdjLim / Actual	I Limit / Adjl	im / Actual
eu_iu_enter_slow_md / 290.00 / 352.00 * 1	-> eu_iu_enter_slov		0 / 141.00	
eu_iu_mmode 290.00 / 326.00 * 1	-> eu_iu_mmode	141.00 / 1	41.00 / 32.5	6 290.00 /
du_iu_hold_aa_req 290.00 / 424.00 * 1	-> du_iu_hold_aa_re	q 141.00 /	141.00 / 73	3.63 290.00 /
eu_iu_fpu_end_op 290.00 / 339.00 * 1	-> eu_iu_fpu_end_op	141.00 /	141.00 / 15	5.67 290.00 /
eu_iu_misc_hold	-> eu_iu_misc_hold	141.00 / 1	41.00 / 18.8	8 290.00 /

```
290.00 / 332.00 * 1
                                               141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                      -> clkg
clkg
60.00
                          -> du_iu_quiesced
                                                         141.00 / 141.00 / 16.89
                                                                                  290.00 /
du_iu_quiesced
290.00 / 338.00 * 1
                                                    141.00 / 141.00 / 174.31 * 290.00 / 290.00
                        -> iq_empty
ia empty
/ 116.00
                                                      141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                         -> gptr_scan_in
gptr_scan_in
0.00 1
                                                    141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
gptr_a_clk
                        -> gptr_a_clk
0.00 1
                                                    141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
gptr_b_clk
                        -> gptr_b_clk
0.00 1
                                                141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                      -> clkg2
clkg2
60.00
                                                             141.00 / 141.00 / 15.67
                                                                                       290.00
eu_iu_fxu_exc_cond
                             -> eu_iu_fxu_exc_cond
/ 290.00 / 390.00 * 1
                                                            141.00 / 141.00 / 16.89
                                                                                     290.00 /
du iu store status(2)
                            -> du_iu_store_status(2)
290.00 / 500.00 * 1
                                                             141.00 / 141.00 / 47.57
                                                                                      290.00 /
eu iu sriz_op_actn(0)
                             -> eu_iu_srlz_op_actn(0)
290.00 / 374.00 * 1
eu_iu_srlz_op_actn(1)
                             -> eu_iu_srlz_op_actn(1)
                                                             141.00 / 141.00 / 47.57
                                                                                      290.00 /
290.00 / 341.00 * 1
                              -> eu_iu_srlz_op_encode(0)
                                                                141.00 / 141.00 / 16.89
eu iu srlz op encode(0)
290.00 / 290.00 / 401.00 * 1
                              -> eu_iu_srlz_op_encode(1)
                                                                141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(1)
290.00 / 290.00 / 400.00 * 1
                                                                141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(2)
                              -> eu_iu_srlz_op_encode(2)
290.00 / 290.00 / 420.00 * 1
                                                                141.00 / 141.00 / 16.89
eu iu srlz op encode(3)
                              -> eu_iu_srlz_op_encode(3)
290.00 / 290.00 / 302.00 * 1
                                                               141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(4)
                              -> eu_iu_srlz_op_encode(4)
290.00 / 290.00 / 406.00 * 1
                                                                141.00 / 141.00 / 16.89
eu iu srlz op encode(5)
                              -> eu_iu_srlz_op_encode(5)
290.00 / 290.00 / 373.00 * 1
                                                                141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(6)
                              -> eu_iu_srlz_op_encode(6)
290.00 / 290.00 / 354.00 * 1
eu_iu_srlz_op_encode(7)
                              -> eu_iu_srlz_op_encode(7)
                                                                141.00 / 141.00 / 16.89
290.00 / 290.00 / 398.00 * 1
                                                                141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(8)
                              -> eu_iu_srlz_op_encode(8)
290.00 / 290.00 / 367.00 * 1
                                                                141.00 / 141.00 / 16.89
eu iu srlz op encode(9)
                              -> eu_iu_srlz_op_encode(9)
290.00 / 290.00 / 323.00 * 1
eu iu srlz_op_encode(11)
                               -> eu iu srlz op encode(11)
                                                                 141.00 / 141.00 / 16.89
290.00 / 290.00 / 500.00 * 1
                                                                     78.50 / 78.50 / 220.92 *
c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
200.00 / 200.00 / 60.00 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
                                                                     78.50 / 78.50 / 222.27 *
200.00 / 200.00 / 60.00 13 KEEP BTR KEEP BHC NO_PARALLEL NO_SERIAL
                                                                     78.50 / 78.50 / 212.39 *
clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
200.00 / 200.00 / 184.59 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
                                                                     78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                                                     78.50 / 78.50 / 239.36 *
c2@slow mode.clockblock 1:cb clk 32_ -> slow_mode.c2_2
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
```

```
clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                                78.50 / 78.50 / 228.73
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                                 78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
                                                                 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3
                                                                78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
                                                                 78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                                 78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_3:cb clk 3 -> slow mode.clka 4
                                                                78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c1@slow_mode.clockblock_4:cb_clk_32_ -> slow mode.c1 5
                                                                 78.50 / 78.50 / 237.91 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO SERIAL
                                            Capacitance
                                                               Slew
                                                                          Fanout
Pin/Port
                      -> Net
                                             Limit / AdjLim / Actual Limit / AdjLim / Actual
c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                                 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                                78.50 / 78.50 / 228.73
c1@slow_mode.clockblock_5:cb_clk 32 -> slow mode.c1
                                                                78.50 / 78.50 / 237.92
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
                                                                78.50 / 78.50 / 239.37
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                                                               78.50 / 78.50 / 228.73
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
y@C167:cs_invvn01c
                            -> dcd succ last t1&0
                                                          68.00 / 68.00 / 1011.00 * 301.00
/ 301.00 / 3676.28 * 1 KEEP BTR
y@C2013:cs_invvn01c
                            -> N18&0
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3608.92 * 1
y@C2061:cs_nnd2n02c
                             -> N1371
                                                       70.00 / 70.00 / 86.53 * 290.00 /
290.00 / 309.86 * 3
y@C2082:cs_invvn01c
                             -> N146&0
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3604.78 * 1
v@C2224:cs invvn06c
                             -> N1728
                                                      208.00 / 208.00 / 214.85 * 290.00 /
290.00 / 285.51 8
y@C2393:cs_nnd2n02c
                             -> iu_reset_op_c_t1&0
                                                           70.00 / 70.00 / 1044.40 *
290.00 / 290.00 / 3683.69 * 3
y@C2496:cs_nnd4n03c
                             -> N1435
                                                      85.00 / 85.00 / 97.83 * 290.00 /
290.00 / 353.82 * 5
y@C2646:cs_invvn04c
                             -> N1645
                                                      133.00 / 133.00 / 150.69 * 290.00 /
290.00 / 273.28 6
y@C2724:cs nnd2n02c
                                                     70.00 / 70.00 / 92.41 * 290.00 /
                             -> N23
290.00 / 326.23 * 3
v@C2750:cs invvn05c
                            -> N1333
                                                     167.00 / 167.00 / 180.24 * 290.00 /
290.00 / 266.70 8
y@C2794:cs_ao12n03c
                                                     86.00 / 86.00 / 92.41 * 290.00 /
                             -> N73
290.00 / 466.30 * 3
I2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
                                                           247.00 / 247.00 / 256.34 *
290.00 / 290.00 / 205.99 8
```

> optimize_delay -medium

{BD-80000]: check_tech CMVC version 1.6 compiled on Apr 8 1999 at 05:20:06

bdz> late_time 0 1

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/late_time.tcl

> get_default_delay_synlimit

> get_default_synlimit

> echo {In David's Exp. Timing Opt Scenario}

In David's Exp. Timing Opt Scenario

> checkfan

Electrical Violations in Network 'IDCDSUC'

		Capacitance Slew Fanout
Pin/Port	-> Net	Limit / AdjLim / Actual Limit / AdjLim / Actual
eu_iu_enter_slow_md	-> eu_iu_enter_sl	
/ 290.00 / 352.00 * 1		_
eu_iu_mmode	-> eu_iu_mmode	141.00 / 141.00 / 32.56 290.00 /
290.00 / 326.00 * 1		
du_iu_hold_aa_req	-> du_iu_hold_aa_i	reg 141.00 / 141.00 / 73.63 290.00 /
290.00 / 424.00 * 1		- 1
eu_iu_fpu_end_op	-> eu_iu_fpu_end_	op 141.00 / 141.00 / 15.67 290.00 /
290.00 / 339.00 * 1		
eu_iu_misc_hold	-> eu_iu_misc_hold	141.00 / 141.00 / 18.88 290.00 /
290.00 / 332.00 * 1		•
clkg	-> clkg	141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00 1	, o.m.g	
du_iu_quiesced	-> du_iu_quiesced	141.00 / 141.00 / 16.89 290.00 /
290.00 / 338.00 * 1		
iq_empty	-> iq_empty	141.00 / 141.00 / 174.31 * 290.00 / 290.00
/ 116.00 1	· · · · · · · · · · · · · · · · · · ·	
gptr_scan_in	-> gptr_scan_in	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 1	> gptt00d./	• .
gptr_a_clk	-> gptr_a_clk	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
9ρι <u>_a_</u> ciκ 0.00 1	> gpti_d_oin	
gptr_b_clk	-> gptr_b_clk	141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 1	> gpti_0_0	
clkg2	-> clkg2	141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00 1	> omg_	
eu_iu_fxu_exc_cond	-> eu_iu_fxu_exc_	cond 141.00 / 141.00 / 15.67 290.00
/ 290.00 / 390.00 * 1		
du_iu_store_status(2)	-> du_iu_store_sta	tus(2) 141.00 / 141.00 / 16.89 290.00 /
290.00 / 500.00 * 1	> 00_10_01010_010	
eu_iu_srlz_op_actn(0)	-> eu_iu_srlz_op_	actn(0) 141.00 / 141.00 / 47.57 290.00 /
290.00 / 374.00 * 1	> 0uuozop_	
eu_iu_srlz_op_actn(1)	-> eu_iu_srlz_op_	actn(1) 141.00 / 141.00 / 47.57 290.00 /
290.00 / 341.00 * 1	> 0uuon.zop_	200.(1)
eu_iu_srlz_op_encode(O) -> eu_iu_srlz_op	encode(0) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 401.		
eu_iu_srlz_op_encode(encode(1) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 400.		
eu_iu_srlz_op_encode(encode(2) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 420.		
eu_iu_srlz_op_encode(encode(3) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 302.	0)	
		encode(4) 141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(+) -> eu_iu_siiz_o	<u></u>

```
290.00 / 290.00 / 406.00 * 1
eu_iu_srlz_op_encode(5)
                            -> eu_iu_srlz_op_encode(5)
                                                            141.00 / 141.00 / 16.89
290.00 / 290.00 / 373.00 * 1
eu_iu_srlz_op_encode(6)
                                                            141.00 / 141.00 / 16.89
                            -> eu_iu_srlz_op_encode(6)
290.00 / 290.00 / 354.00 * 1
eu_iu_srlz_op_encode(7)
                                                            141.00 / 141.00 / 16.89
                            -> eu_iu_srlz_op_encode(7)
290.00 / 290.00 / 398.00 * 1
eu iu srlz op encode(8)
                            -> eu iu srlz op encode(8)
                                                            141.00 / 141.00 / 16.89
290.00 / 290.00 / 367.00 * 1
eu iu srlz op encode(9)
                            -> eu iu srlz op encode(9)
                                                            141.00 / 141.00 / 16.89
290.00 / 290.00 / 323.00 * 1
eu_iu_srlz_op_encode(11)
                             -> eu_iu_srlz_op_encode(11)
                                                             141.00 / 141.00 / 16.89
290.00 / 290.00 / 500.00 * 1
c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
                                                                78.50 / 78.50 / 220.92 *
200.00 / 200.00 / 60.00 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
                                                                78.50 / 78.50 / 222.27 *
200.00 / 200.00 / 60.00 13 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock:cb clk 32 -> slow mode.clka 1
                                                                78.50 / 78.50 / 212.39 *
200.00 / 200.00 / 184.59 13 KEEP BTR KEEP BHC NO PARALLEL NO SERIAL
c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
                                                                78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                                78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                                78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP BTR KEEP BHC NO PARALLEL NO SERIAL
c1@slow_mode.clockblock 2:cb_clk_32 -> slow mode.c1 3
                                                                78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
                                                                 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3
                                                                78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP BTR KEEP BHC NO PARALLEL NO SERIAL
c1@slow mode.clockblock 3:cb clk 32 -> slow mode.c1 4
                                                                 78.50 / 78.50 / 237.92 '
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                                78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka 4
                                                                78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP BTR KEEP BHC NO PARALLEL NO SERIAL
c1@slow_mode.clockblock 4:cb_clk_32_-> slow_mode.c1_5
                                                                78.50 / 78.50 / 237.91 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
                                            Capacitance
                                                               Slew
                                                                          Fanout
Pin/Port
                     -> Net
                                             Limit / AdjLim / Actual Limit / AdjLim / Actual
c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                                78.50 / 78.50 / 239.37
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                                78.50 / 78.50 / 228.73 *
c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                               78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
c2@slow_mode.clockblock 5:cb_clk_32_ -> slow_mode.c2
                                                               78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 14 KEEP_BTR KEEP_BHC NO_PARALLEL NO_SERIAL
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                                                               78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 14 KEEP_BTR KEEP_BHC NO PARALLEL NO SERIAL
y@C167:cs_invvn01c
                            -> dcd_succ_last_t1&0
                                                         68.00 / 68.00 / 1011.00 * 301.00
/ 301.00 / 3676.28 * 1 KEEP_BTR
y@C2013:cs_invvn01c
                            -> N18&0
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
```

```
301.00 / 3608.92 * 1
                                                             70.00 / 70.00 / 86.53 * 290.00 /
                                 -> N1371
v@C2061:cs_nnd2n02c
290.00 / 309.86 * 3
                                                             68.00 / 68.00 / 1011.00 * 301.00 /
v@C2082:cs_invvn01c
                                -> N146&0
301.00 / 3604.78 * 1
                                                            208.00 / 208.00 / 214.85 * 290.00 /
                                -> N1728
y@C2224:cs_invvn06c
290.00 / 285.51 8
                                                                  70.00 / 70.00 / 1044.40 *
v@C2393:cs nnd2n02c
                                 -> iu_reset_op_c_t1&0
290.00 / 290.00 / 3683.69 * 3
                                                             85.00 / 85.00 / 97.83 * 290.00 /
                                 -> N1435
v@C2496:cs nnd4n03c
290.00 / 353.82 * 5
                                                             133.00 / 133.00 / 150.69 * 290.00 /
y@C2646:cs_invvn04c
                                -> N1645 .
290.00 / 273.28 6
                                                            70.00 / 70.00 / 92.41 * 290.00 /
                                -> N23
y@C2724:cs_nnd2n02c
290.00 / 326.23 * 3
                                                             167.00 / 167.00 / 180.24 * 290.00 /
                                -> N1333
y@C2750:cs_invvn05c
290.00 / 266.70 8
                                                            86.00 / 86.00 / 92.41 * 290.00 /
                                 -> N73
v@C2794:cs_ao12n03c
290.00 / 466.30 * 3
                                                                   247.00 / 247.00 / 256.34 *
I2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
290.00 / 290.00 / 205.99 8
[BD-500900]: (W) There were 57 electrical violations.
        > echo {Standard Late Time}
Standard Late Time
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/lx.tcl
       > echo {Delay Effort = 5}
Delay Effort = 5
       > echo {Area Effort = 4}
Area Effort = 4
       > echo {initialize window repower}
initialize window repower
         > hide -clear -cells { cs_ao12f }
         > find cell cs ao12f*
         > hide -clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f03d ...
         > hide -clear -cells { cs_nnd2f cs_nnd2w }
         > find cell cs nnd2f*
         > hide -clear -cells {cs_nnd2f02b cs_nnd2f02c cs_nnd2f02d ...
         > find cell cs_nnd2w*
         > hide -clear -cells {cs_nnd2w02b cs_nnd2w02c cs_nnd2w02d ...
          > hide -clear -cells { cs_nnd3f cs_nnd3h cs_nnd3w cs_nnd3y }
          > find cell cs_nnd3f*
          > hide -clear -cells {cs_nnd3f02b cs_nnd3f02c cs_nnd3f02d ...
          > find cell cs_nnd3h*
          > hide -clear -cells {cs_nnd3h02b cs_nnd3h02c cs_nnd3h02d ...
          > find cell cs nnd3w*
          > hide -clear -cells {cs_nnd3w02b cs_nnd3w02c cs_nnd3w02d ...
          > find cell cs_nnd3y*
          > hide -clear -cells {cs_nnd3y02b cs_nnd3y02c cs_nnd3y02d ...
          > hide -clear -cells { cs_nor2f cs_nor2w }
          > find cell cs_nor2f*
          > hide -clear -cells {cs_nor2f02b cs_nor2f02c cs_nor2f03b ...
          > find cell cs_nor2w*
          > hide -clear -cells {cs_nor2w02b cs_nor2w02c cs_nor2w02d ...
```

```
> hide -clear -cells { cs_nor3f cs_nor3h }
 > find cell cs_nor3f*
 > hide -clear -cells {cs_nor3f03b cs_nor3f03c cs_nor3f03d ...
 > find cell cs_nor3h*
 > hide -clear -cells {cs_nor3h03b cs_nor3h03c cs_nor3h03d ...
 > hide -clear -cells { cs_oa12f }
 > find cell cs_oa12f*
 > hide -clear -cells {cs_oa12f03b cs_oa12f03c cs_oa12f03d ...
 > hide -clear -cells { "cs_invvv" }
 > find cell cs invvv*
 > hide -clear -cells {cs_invvv01b cs_invvv01c cs_invvv01d ...
 > hide -clear -cells { cs_ao12v cs_ao12g }
 > find cell cs_ao12v*
 > hide -clear -cells {cs_ao12v03b cs_ao12v03c cs_ao12v03d ...
 > find cell cs ao12q*
 > hide -clear -cells {cs_ao12g03b cs_ao12g03c cs_ao12g03d ...
 > hide -clear -cells { cs_nnd2v cs_nnd2g cs_nnd2x }
> find cell cs_nnd2v*
> hide -clear -cells {cs_nnd2v02b cs_nnd2v02c cs_nnd2v02d ...
> find cell cs_nnd2g*
> hide -clear -cells {cs_nnd2g02b cs_nnd2g02c cs_nnd2g02d ...
> find cell cs nnd2x*
> hide -clear -cells {cs_nnd2x02b cs_nnd2x02c cs_nnd2x02d ...
> hide -clear -cells { cs_nnd3v cs_nnd3g cs_nnd3i cs_nnd3x...
> find cell cs nnd3v*
> hide -clear -cells {cs_nnd3v02b cs_nnd3v02c cs_nnd3v02d ...
> find cell cs_nnd3g*
> hide -clear -cells {cs_nnd3g02b cs_nnd3g02c cs_nnd3g02d ...
> find cell cs_nnd3i*
> hide -clear -cells {cs_nnd3i02b cs_nnd3i02c cs_nnd3i02d ...
> find cell cs_nnd3x*
> hide -clear -cells {cs_nnd3x02b cs_nnd3x02c cs_nnd3x02d ...
> find cell cs nnd3z*
> hide -clear -cells {cs_nnd3z02b cs_nnd3z02c cs_nnd3z02d ...
> hide -clear -cells { cs_nnd4v }
> find cell cs nnd4v*
> hide -clear -cells {cs_nnd4v03b cs_nnd4v03c cs_nnd4v03d ...
> hide -clear -cells { cs_nor2v cs_nor2g cs_nor2x }
> find cell cs nor2v*
> hide -clear -cells {cs_nor2v02b cs_nor2v02c cs_nor2v02d ...
> find cell cs_nor2g*
> hide -clear -cells {cs_nor2g02b cs_nor2g02c cs_nor2g03b ...
> find cell cs_nor2x*
> hide -clear -cells {cs_nor2x02b cs_nor2x02c cs_nor2x02d ...
> hide -clear -cells { cs_nor3v cs_nor3g cs_nor3i }
> find cell cs_nor3v*
> hide -clear -cells {cs_nor3v03b cs_nor3v03c cs_nor3v03d ...
> find cell cs_nor3g*
> hide -clear -cells {cs_nor3g03b cs_nor3g03c cs_nor3g03d ...
> find cell cs_nor3i*
> hide -clear -cells {cs_nor3i03b cs_nor3i03c cs_nor3i03d ...
> hide -clear -cells { cs_oa12v cs_oa12g }
> find cell cs_oa12v*
> hide -clear -cells {cs_oa12v03b cs_oa12v03c cs_oa12v03d ...
> find cell cs_oa12g*
```

```
> hide -clear -cells {cs_oa12q03b cs_oa12q03c cs_oa12q03d ...
      > init_gain_based_repower REPOWER_INTERVAL(8)
Delays are given in units of 1.000000e-12 seconds
Fuzziness is 5.000000e-02[ET-0203]: Timing top level created for design: def_proto, analysis mode:
default.
      > str_parm unhide_rules
      > hide_def_with_view XPANDVIEW,SRULE
      > syn_hide_boxes_clear
      > copy hide
      > trulegen
[BD-502300]: Created 80 timing expansions.
      > traceset {syntrace HOWMANY}
[traceset]: trace string = syntrace HOWMANY
[tracing]: set trace variable syntrace to 20
      > setmaxfanout
      > set_maxarea
      > nextbox syn_hide_set(!HIDE_DOMINANT)
>>]: nextbox( syn_hide_set(!HIDE_DOMINANT) );
[syn hide set]: Rel 0.2 Compiled on Mar 10 1999 at 05:19:36.
[syn hide set]: Setting synthesis hide = 0, clear = 4
[syn_hide_set]: Number of boxes affected was 946.
       > write_end_point_report -points 10
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 21:58:28 1999
Part: IDCDSUC
                                     EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                  Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                               Max. Endpoints: 10
Sort Field: Slack
 Cause of Slack
                        Abbreviation Comparison/Description
                                    Slack due to a point downstream on path
                         SlkCont
 Slack Continuation
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                         RAT
 Required Arrival Time
                                         ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
                         ClkGSet
ARRIVAL TIME + ADJUST )
                                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                         CIkGHId
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                           CIKTPW
 Clock Tree Pulse Width
TRAILING EDGE )
                               ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                     Setup
ADJUST)
                              ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 Hold
                    Hold
ADJUST)
                                   ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                       EndOfC
 EndOfCycle
ADJUST)
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                         ClkPW
 ClockPulseWidth
TRAILING EDGE )
                                   ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
                         ClkSep
 ClockSeparation
```

ARRIVAL TIME + ADJUST) Loop ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST) **Arrival Time Limiting ATLimit** Slack discontinuity due to failed test Num/ LimitedAT/ Delay/ Failed Test/ Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adi NetName R C3+R 3242 -2243 3621 1011 1 PO 1 dcd_succ_last_t1 0 dcd_succ_last_t1 RAT 999 ----> BOX714/OUT R C3+R 3242 -2243 3621 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1 ----> BOX714/IN R C3+R 3242 -2243 3621 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1&0 ----> C167/y R C3+R 3242 -2243 3621 1011 1 cs_invvn 01c NOT 0 dcd_succ_last_t1&0 ----> C167/a FC3+R 1337 -2243 65 302 4 cs invvn 01c NOT 1906 N675 ---->{a} C2738/v F C3+R 1337 -2243 65 302 4 cs_nnd2n 14c NAND 0 N675 ----> C2738/b R C3+R 1289 -2243 93 1261 4 cs nnd2n 14c NAND 48 dcd_success&0 ----> C2734rwr/y 1289 - -2243 93 1261 4 cs_invvn 19c NOT R C3+R 0 dcd_success&0 ----> C2734rwr/a F C3+R 1236 -2243 40 310 1 cs_invvn 19c NOT 53 N1097 ----> C2728rwr/y F C3+R 1236 -2243 40 310 1 cs_invvn 16c NOT 0 N1097 ----> C2728rwr/a R C3+R 1205 -2243 84 181 2 cs_invvn 16c NOT 31 N1692 ---->{b} C2725rwr/v " R C3+R 1205 -2243 84 181 2 cs_nnd2n 13c NAND 0 N1692 ----> C2725rwr/a F C3+R 1148 -2243 98 161 2 cs_nnd2n 13c NAND 57 N1479 1148 -2243 98 161 2 cs_nnd3n 12c NAND ---->{c} C2721rwr/y F C3+R 0 N1479 ----> C2721rwr/a R C3+R 1085 -2243 184 115 2 cs_nnd3n 12c NAND 63 N1497 ---->{d} C2709rwr/y R C3+R 1085 -2243 184 115 2 cs_nor3n 10c NOR 0 N1497 ---> C2709rwr/c FC3+R 973 -2243 97 52 1 cs nor3n 10c NOR 112 N1976 ---->{e} C2579rwr_0_0/v FC3+R 973 -2243 97 52 1 cs_nnd3n 07c NAND 0 N1976 ----> C2579rwr 0 0/b R C3+R 909 -2243 223 61 2 cs_nnd3n 07c NAND 64 N127 ----> C2538/v R C3+R 909 -2243 223 61 2 cs_invvn 01c NOT N127

FC3+R

FC3+R

785 -2243

785 -2243

85

16 1 cs_invvn 01c NOT

85 16 1 cs_nnd3n 02c NAND

124

----> C2538/a

0 blk_dcd_in(0)

blk_dcd_in(0) ---->{f} C2480rwr/v

> C2480rwr/a	R C3+R	730	-2243	121	17 1 cs_nnd3n	02c NAND
55 N393						
>{g} C2324/y	R C3+R	730	-2243	121	17 1 cs_nnd2n	02c NAND
0 N393						00 114115
> C2324/b	F C3+R	641	-2243	203	215 8 cs_nnd2n	02c NAND
89 N1728	5 00 D	044	0040	000	045 0 !	oca NOT
> C2224/y	FC3+R	641	-2243	203	215 8 cs_invvn	06c NOT 0
N1728	D CO. D	407	-2243	200	87 3 cs_invvn	OSO NOT
> C2224/a	R C3+R	497	-2243	300	o/ S CS_IIIVVII	000 110 1
144 N1371	R C3+R	407	-2243	300	87 3 cs_nnd2n	O2c NAND
>{h} C2061/y 0 N1371	n Co+n	431	-2240	300	07 0 C3_IIIQZII	0201474145
> C2061/a	F C3+R	328	-2243	96	124 4 cs_nnd2n	02c NAND
169 dcd_cyl_cnt_q(0)	1 00+11	020	LL-10	00	121 / 00	
> dcd_cyl_cnt.reg_n.lat_0/l2_o	utn F	C3+R	328	-2243	96 124 4 cl_	nnd2n 07c
SRL 0 dcd_cyl_cnt_q(0)	<u>u</u>		-			•
> dcd_cyl_cnt.reg_n.lat_0/c2	RC	3+	160 N	1/C	60 222 13 cl_nn	d2n 07c SRL
168 slow_mode.c2_1					_	
> slow_mode.clockblock/c2	RC	3+	160	N/C	60 222 13 cb_c	lk_32_1 LCB
0 slow_mode.c2_1						
2 dcd_succ_last_t1	F C3+R	269	96 -169	7 21	24 1011 1 PO	0 .
dcd_succ_last_t1					•	
RAT				07 : 04	0	IODAD
> BOX714/OUT	F C3+I	R 26	96 -16	9/ 2	124 1011 1 IOPA	ND IOPAD
0 dcd_succ_last_t1	. E.CO. B	260	e 1607	7 212	4 1011 1 IOPAD	IOPAD
> BOX714/IN	F U3+H	209	0 -1097	212	4 IUII FIOPAD	IOPAD
0 dcd_succ_last_t1&0> C167/y	F C3+R	2696	-1697	2124	1011 1 cs_invvn	O1c NOT
0 dcd_succ_last_t1&0	1 00+11	2030	1037	2127	1011 100_1114111	0.01.01
U dcd_succ_iast_trac			4007	~~		
> C167/a	R C3+R	1240	-1b9/	97	302 4 cs invvn	01c NOT
> C167/a 1457 N675	R C3+R	1240	-1697	97	302 4 cs_invvn	01c NOT
1407 NO70	R C3+R R C3+R		-	•	302 4 cs_invvn 302 4 cs_nnd2r	
>{a} C2738/y			-	•	_	
1407 NO70		1240	-1697	97	_	14c NAND
>{a} C2738/y 0 N675	R C3+R F C3+R	1240 1179	-1697 -1697	97 56	302 4 cs_nnd2r	14c NAND
>{a} C2738/y 0 N675 > C2738/b	R C3+R F C3+R	1240 1179	-1697 -1697	97 56	302 4 cs_nnd2r	14c NAND
>{a} C2738/y 0 N675 > C2738/b 61 dcd_success&0	R C3+R F C3+R F C3+R	1240 1179 1179	-1697 -1697 -1697	97 56 56	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn	14c NAND 14c NAND 19c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a	R C3+R F C3+R	1240 1179 1179	-1697 -1697	97 56 56	302 4 cs_nnd2r	14c NAND 14c NAND 19c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097	R C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1138	-1697 -1697 -1697 -1697	97 56 56 7 58	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y	R C3+R F C3+R F C3+R	1240 1179 1179 1138	-1697 -1697 -1697	97 56 56 7 58	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097	R C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1136	-1697 -1697 -1697 8 -1697 3 -1697	97 56 56 56 7 58	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a	R C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1136	-1697 -1697 -1697 -1697	97 56 56 56 7 58	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692	R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R	1240 1179 1179 1136 1136 1099	-1697 -1697 9 -1697 8 -1697 3 -1697	97 56 56 58 58 61	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y	R C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1136 1136 1099	-1697 -1697 -1697 8 -1697 3 -1697	97 56 56 58 58 61	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/y 0 N1097> C2728rwr/y 0 N1692>{b} C2725rwr/y 0 N1692	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	1240 1179 1179 1136 1136 1099	-1697 -1697 9 -1697 8 -1697 3 -1697 9 -1697	97 56 56 58 58 61 7 61	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/a	R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R	1240 1179 1179 1136 1136 1099	-1697 -1697 9 -1697 8 -1697 3 -1697	97 56 56 58 58 61 7 61	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/a 43 N1479	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R F C3+R	1240 1179 1179 1136 1138 1099 109	-1697 -1697 9 -1697 8 -1697 9 -1697 9 -1697 6 -1697	97 56 56 58 58 61 7 61 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn 181 2 cs_nnd2 161 2 cs_nnd2	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/a 43 N1479>{c} C2721rwr/y	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	1240 1179 1179 1136 1138 1099 109	-1697 -1697 9 -1697 8 -1697 3 -1697 9 -1697	97 56 56 58 58 61 7 61 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/a 43 N1479> C2721rwr/y 0 N1479	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1136 1138 1099 1090 1050	-1697 -1697 9 -1697 8 -1697 9 -1697 9 -1697 6 -1697	97 56 56 58 58 61 7 61 7 98 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn 181 2 cs_nnd2 161 2 cs_nnd2	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/y	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R F C3+R	1240 1179 1179 1136 1138 1099 1090 1050	-1697 -1697 9 -1697 8 -1697 9 -1697 9 -1697 6 -1697	97 56 56 58 58 61 7 61 7 98 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn 181 2 cs_nnd2 161 2 cs_nnd2	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 2n 13c NAND n 13c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/a 43 N1479> C2721rwr/y 0 N1479> C2721rwr/a 64 N1497	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R R C3+R R C3+R R C3+R	1240 1179 1179 1136 1136 1099 1050 1050 992	-1697 -1697 9 -1697 8 -1697 9 -1697 9 -1697 6 -1697	97 56 56 58 58 61 7 61 7 98 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn 181 2 cs_nnd2 161 2 cs_nnd2 161 2 cs_nnd3r	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 16c NOT 16c NAND 13c NAND 13c NAND 12c NAND
>{a} C2738/y 0 N675> C2738/b 61 dcd_success&0> C2734rwr/y 0 dcd_success&0> C2734rwr/a 41 N1097> C2728rwr/y 0 N1097> C2728rwr/a 39 N1692>{b} C2725rwr/y 0 N1692> C2725rwr/y	R C3+R F C3+R R C3+R R C3+R F C3+R F C3+R F C3+R R C3+R	1240 1179 1179 1136 1136 1099 1050 1050 992	-1697 -1697 9 -1697 8 -1697 9 -1697 9 -1697 6 -1697	97 56 56 58 58 61 7 61 7 98 7 98	302 4 cs_nnd2r 1261 4 cs_nnd2n 1261 4 cs_invvn 310 1 cs_invvn 310 1 cs_invvn 181 2 cs_invvn 181 2 cs_nnd2 161 2 cs_nnd2 161 2 cs_nnd3	14c NAND 14c NAND 19c NOT 19c NOT 16c NOT 16c NOT 16c NOT 16c NAND 13c NAND 13c NAND 12c NAND

> C2709rwr/c 65 N1976	R C3+R 927 -1697 117 52 1 cs_nor3n 10c NOR
>{e} C2579rwr_0_0/y 0 N1976	R C3+R 927 -1697 117 52 1 cs_nnd3n 07c NAND
> C2579rwr_0_0/b 85 N127	F C3+R 842 -1697 131 61 2 cs_nnd3n 07c NAND
> C2538/y N127	F C3+R 842 -1697 131 61 2 cs_invvn 01c NOT 0
> C2538/a blk_dcd_in(0)	R C3+R 752 -1697 96 16 1 cs_invvn 01c NOT 90
>{f} C2480rwr/y 0 blk_dcd_in(0)	R C3+R 752 -1697 96 16 1 cs_nnd3n 02c NAND
> C2480rwr/a 64 N393	F C3+R 688 -1697 90 17 1 cs_nnd3n 02c NAND
>{g} C2324/y 0 N393	F C3+R 688 -1697 90 17 1 cs_nnd2n 02c NAND
> C2324/b 56 N1728	R C3+R 632 -1697 286 215 8 cs_nnd2n 02c NAND
> C2224/y N1728	R C3+R 632 -1697 286 215 8 cs_invvn 06c NOT 0
> C2224/a 180 N1371	F C3+R 452 -1697 212 87 3 cs_invvn 06c NOT
0 N1371	F C3+R 452 -1697 212 87 3 cs_nnd2n 02c NAND
137 dcd_cyl_cnt_q(0)	R C3+R 315 -1697 111 124 4 cs_nnd2n 02c NAND
SRL = 0 ded eviloat a(0)	t_n R C3+R 315 -1697 111 124 4 cl_nnd2n 07c
100 010W_1110dc.02 1	R C3+ 160 N/C 60 222 13 cl_nnd2n 07c SRL
U Slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	F C3+R 2888 -1574 72 31 1 cl_invvn 07c SRL

3 local_milli_t2.reg_n.lat_0/a 46 N2054	F C3+	R 2888 -15	74 72 31 1 cl_invvn 07c SRL
 Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4	FC	3- 160	60 238 14 cl_invvn 07c
> C3011/y N2054	FC3+R	2888 -1574	72 31 1 cs_invvn 07c NOT 0
> C3011/a 37 N73	R C3+R	2851 -1574	466 92 3 cs_invvn 07c NOT
 >{a} C2794/y 0 N73	R C3+R	2851 -1574	466 92 3 cs_ao12n 03c AOI
> C2794/a2 253 N1866	F C3+R	2598 -1574	157 18 1 cs_ao12n 03c AOI
>{b} C2555/y 0 N1866	F C3+R	2598 -1574	157 18 1 cs_ao12n 03c AOI
> C2555/b 109 iu_reset_op_c_t1&0	R C3+R	2489 -1574	3605 1044 3 cs_ao12n 03c AOI
>{c} C2393/y	R C3+R	2489 -1574	3605 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0> C2393/a	FC3+R	479 -1574	89 137 3 cs_nnd2n 02c NAND
2011 gbfonet_6> gbfocell_6/y	F C3+R	479 -1574	89 137 3 cs_invvn 09c NOT 0

> gbfocell_6/a	R C3+R 416 -1574 201 43 1 cs_invvn 09c NOT
62 N2031 >{d} C2162/y	R C3+R 416 -1574 201 43 1 cs_nnd3n 02c NAND
0 N2031	F C3+R 303 -1574 57 49 3 cs_nnd3n 02c NAND
> C2162/c	F C3+N 303 1374 37 48 3 65_HINGSH 026 WARD
113 exc_cond_q > exc_cond.reg_n.lat_0/l2_out_r	n F C3+R 303 -1574 57 49 3 cl_invvn 07d SRL
o exc_cond_q	7 00111 000 1077 07 10 0 0 0 0 0 0 0 0 0
> exc_cond.reg_n.lat_0/c2	R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL
143 slow_mode.c2_4	,
> slow_mode.clockblock_3/c2	R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB
0 slow_mode.c2_4	
4 local_milli_t1.reg_n.lat_0/a 46 N2052	F C3+R 2888 -1574 72 31 1 cl_invvn 07c SRL
Setup local_milli_t1.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	
> C3008/y N2052	F C3+R 2888 -1574 72 31 1 cs_invvn 07c NOT 0
> C3008/a	R C3+R 2851 -1574 466 92 3 cs_invvn 07c NOT
37 N73	
>{a} C2794/y	R C3+R 2851 -1574 466 92 3 cs_ao12n 03c AOI
0 N73	
> C2794/a2	F C3+R 2598 -1574 157 18 1 cs_ao12n 03c AOI
253 N1866	
>{b} C2555/y	F C3+R 2598 -1574 157 18 1 cs_ao12n 03c AOI
0 N1866	D 00 D 0400 4574 2005 1044 2 as colon 020 AOI
> C2555/b	R C3+R 2489 -1574 3605 1044 3 cs_ao12n 03c AOI
109 iu_reset_op_c_t1&0	R C3+R 2489 -1574 3605 1044 3 cs_nnd2n 02c NAND
>{c} C2393/y 0 iu_reset_op_c_t1&0	H C3+H 2409 -1374 3003 1044 3 65_1110211 626 14/1/15
> C2393/a	F C3+R 479 -1574 89 137 3 cs_nnd2n 02c NAND 11
2011 gbfonet_6	TOOM TO
> gbfocell_6/y	F C3+R 479 -1574 89 137 3 cs_invvn 09c NOT 0
qbfonet_6	
> gbfocell_6/a	R C3+R 416 -1574 201 43 1 cs_invvn 09c NOT
62 N2031	
>{d} C2162/y	R C3+R 416 -1574 201 43 1 cs_nnd3n 02c NAND
0 N2031	
> C2162/c	F C3+R 303 -1574 57 49 3 cs_nnd3n 02c NAND
113 exc_cond_q	E 00 D 000 4574 E7 40 0 d incom 07d CDI
> exc_cond.reg_n.lat_0/l2_out_	n F C3+R 303 -1574 57 49 3 cl_invvn 07d SRL
0 exc_cond_q	R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL
> exc_cond.reg_n.lat_0/c2	n 63+ 100 19/6 00 238 14 G_IIIVVII 0/4 3NE
143 slow_mode.c2_4	R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB
0 slow_mode.c2_4	11001 100 100 00 200 11 05_0m_o=_1 205
E local milli rea a lot 0/o	F C3+R 2888 -1574 72 31 1 cl_invvn 07c SRL
5 local_mill.reg_n.lat_o/a 46 N2040	OUTI1
	F C3- 160 60 238 14 cl_invvn 07c 1200

	> C2962/y N2040	F C3+R 2888 -1574 72 31 1 cs_invvn 07	7c NOT 0
	> C2962/a 37 N73	R C3+R 2851 -1574 466 92 3 cs_invvn (7c NOT
	>{a} C2794/y 0 N73	R C3+R 2851 -1574 466 92 3 cs_ao12n	03c AOI
	> C2794/a2 253 N1866	F C3+R 2598 -1574 157 18 1 cs_ao12n	03c AOI
	>{b} C2555/y 0 N1866	F C3+R 2598 -1574 157 18 1 cs_ao12n	03c AOI
	> C2555/b 109 iu_reset_op_c_t1&0	R C3+R 2489 -1574 3605 1044 3 cs_ao12n	03c AOI
	>{c} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2489 -1574 3605 1044 3 cs_nnd2n	02c NAND
	> C2393/a 2011 gbfonet_6	F C3+R 479 -1574 89 137 3 cs_nnd2n 0	2c NAND
	> gbfocell_6/y gbfonet_6	F C3+R 479 -1574 89 137 3 cs_invvn 09	9c NOT 0
	> gbfocell_6/a 62 N2031	R C3+R 416 -1574 201 43 1 cs_invvn 0	9c NOT
	>{d} C2162/y 0 N2031	R C3+R 416 -1574 201 43 1 cs_nnd3n	02c NAND
.:		F C3+R 303 -1574 57 49 3 cs_nnd3n 02	2c NAND
	> exc_cond.reg_n.lat_0/l2_or 0 exc_cond_q	_n F C3+R 303 -1574 57 49 3 cl_inv	vn 07d SRL
	> _exc_cond.reg_n.lat_0/c2 143 slow_mode.c2_4	R C3+ 160 N/C 60 239 14 cl_invvn	07d SRL
in the second	> slow_mode.clockblock_3/c 0 slow_mode.c2 4		C32_1 LCB
	> slow_mode.clockblock_3/c 0 slow_mode.c2 4	R C3+ 160 N/C 60 239 14 cb_clk	⊂32_1 LCB
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4 6 iu_reset_op_c_t1 iu_reset_op_c_t1	R C3+R 2489 -1490 3605 1011 1 PO	(_32_1 LCB
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO	0
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO	0 IOPAD
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 0 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD	0 IOPAD IOPAD
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 0 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n	0 IOPAD IOPAD 02c NAND
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 0 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 05	0 IOPAD IOPAD 02c NAND 2c NAND
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 0 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 05	0 IOPAD IOPAD 02c NAND 2c NAND 0c NOT 0
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 05 F C3+R 479 -1574 89 137 3 cs_invvn 09	O IOPAD IOPAD 02c NAND 2c NAND 0c NOT 0
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 05 F C3+R 479 -1574 89 137 3 cs_invvn 09 R C3+R 416 -1574 201 43 1 cs_invvn 09	O IOPAD IOPAD 02c NAND 2c NAND 0c NOT 0 0c NOT 02c NAND
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 0000 F C3+R 479 -1574 89 137 3 cs_invvn 0900 R C3+R 416 -1574 201 43 1 cs_invvn 0900 R C3+R 416 -1574 201 43 1 cs_nnd3n 0000 F C3+R 416 -1574 201 43 1 cs_nnd3n 00000 F C3+R 416 -1574 201 43 1 cs_nnd3n 0000000000000000000000000000000000	IOPAD IOPAD O2c NAND C NAND OC NOT O2c NAND C NOT O2c NAND
	> slow_mode.clockblock_3/c. 0 slow_mode.c2_4	R C3+R 2489 -1490 3605 1011 1 PO 999 R C3+R 2489 -1490 3605 1011 1 IOPAD R C3+R 2489 -1490 3605 1044 3 IOPAD R C3+R 2489 -1574 3605 1044 3 cs_nnd2n F C3+R 479 -1574 89 137 3 cs_nnd2n 0000 F C3+R 479 -1574 89 137 3 cs_invvn 0900 R C3+R 416 -1574 201 43 1 cs_invvn 0900 R C3+R 416 -1574 201 43 1 cs_nnd3n 0000 F C3+R 416 -1574 201 43 1 cs_nnd3n 00000 F C3+R 416 -1574 201 43 1 cs_nnd3n 0000000000000000000000000000000000	IOPAD IOPAD O2c NAND C NAND OC NOT O2c NAND C NAND C NAND C NAND C NAND C NAND C NAND

0 slow_mode.c2_4

7 local_milli_t2.reg_n.lat_0/a	R C3+	-R 2832 -14	469 88 31 1 cl_invvn 07c SRL
-3 N2054	_		
Setup local_milli_t2.reg_n.lat_0/c1	FC	3- 160	60 238 14 cl_invvn 07c
1200 slow_mode.c1_4			07. NOT 0
> C3011/y	R C3+R	2832 -1469	88 31 1 cs_invvn 07c NOT 0
N2054	5 00 5	0774 4400	000 00 0 on imam 070 NOT
> C3011/a	F C3+R	2771 -1469	263 92 3 cs_invvn 07c NOT
62 N73	E 00. D	2771 -1469	263 92 3 cs_ao12n 03c AOI
>{a} C2794/y	FC3+R	2//1 -1409	203 92 3 CS_401211 03C AO1
0 N73	R C3+R	2604 -1469	87 17 1 cs_ao12n 03c AOI
> C2794/b	n Co+n	2004 -1403	67 17 1 05_a51211 000 7(0)
166 N1988 >{b} C2748/y	R C3+R	2604 -1469	87 17 1 cs_nnd2n 02c NAND
0 N1988	11 00+11	2004 1400	·
> C2748/a	F C3+R	2546 -1469	92 17 1 cs_nnd2n 02c NAND
58 N639		20.0	<u>- </u>
>{c} C2466/y	F C3+R	2546 -1469	92
0 N639			
> C2466/b	R C3+R	2489 -1469	3605 1044 3 cs_nnd2n 02c NAND
57 iu_reset_op_c_t1&0		•	
>{d} C2393/y	R C3+R	2489 -1574	3605 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0			
> C2393/a	FC3+R	479 -1574	89 137 3 cs_nnd2n 02c NAND
2011 gbfonet_6			
> gbfocell_6/y	FC3+R	479 -1574	89 137 3 cs_invvn 09c NOT 0
gbfonet_6	D 00 D	446 4574	201 43 1 cs_invvn 09c NOT
> gbfocell_6/a	R C3+R	416 -15/4	201 43 1 CS_IIIVVII 09C NO1
62 N2031	R C3+R	416 1574	201 43 1 cs_nnd3n 02c NAND
>{e} C2162/y	n Co+n	410 -13/4	201 40 1 CS_IMOON 020 WARD
0 N2031 > C2162/c	F C3+R	303 -1574	57 49 3 cs_nnd3n 02c NAND
113 exc_cond_q	1 00+11	000 1371	3, 15 5 65_, 6_5 6_5
> exc_cond.reg_n.lat_0/l2_out_	n F	C3+R 303	-1574 57 49 3 cl_invvn 07d SRL
0 exc_cond_q			-
> exc_cond.reg_n.lat_0/c2	RC	3+ 160	N/C 60 239 14 cl_invvn 07d SRL
143 slow mode.c2 4			
> slow_mode.clockblock_3/c2	R	C3+ 160	N/C 60 239 14 cb_clk_32_1 LCB
0 slow_mode.c2_4			
	_		
8 local_milli_t1.reg_n.lat_0/a	R C3	+R 2832 -1	469 88 31 1 cl_invvn 07c SRL
-3 N2052			00 000 44 1 1 2 2 2 07 2
Setup local_milli_t1.reg_n.lat_0/c1	F	C3- 160	60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	5.00.5	0000 4400	00 04 4 so intern 070 NOT 0
> C3008/y	R C3+R	2832 -1469	88 31 1 cs_invvn 07c NOT 0
N2052	E 00 - D	0774 4460	262 02 3 oc invara 070 NOT
> C3008/a	F C3+R	2771 -1469	263 92 3 cs_invvn 07c NOT
62 N73	E (2) . D	2771 -1469	263 92 3 cs_ao12n 03c AOI
>{a} C2794/y	FC3+R	2111 -1409	200 32 0 03_001EH 000 AOI
0 N73	R C3+R	2604 -1469	87 17 1 cs_ao12n 03c AOI
> C2794/b	H OOTH	400T -1403	0, 1, 100_ac1En 0007.01

166 N1988			
>{b} C2748/y 0 N1988	R C3+R	2604 -1469	87 17 1 cs_nnd2n 02c NAND
> C2748/a 58 N639	F C3+R	2546 -1469	92 17 1 cs_nnd2n 02c NAND
>{c} C2466/y 0 N639	F C3+R	2546 -1469	92 17 1 cs_nnd2n 02c NAND
> C2466/b 57 iu_reset_op_c_t1&0	R C3+R	2489 -1469	3605 1044 3 cs_nnd2n 02c NAND
>{d} C2393/y 0 iu_reset_op_c_t1&0	R C3+R	2489 -1574	3605 1044 3 cs_nnd2n 02c NAND
> C2393/a 2011 gbfonet_6	FC3+R	479 -1574	89 137 3 cs_nnd2n 02c NAND
> gbfocell_6/y gbfonet_6	F C3+R	479 -1574	89 137 3 cs_invvn 09c NOT 0
> gbfocell_6/a 62 N2031	R C3+R	416 -1574	201 43 1 cs_invvn 09c NOT
>{e} C2162/y 0 N2031	R C3+R	416 -1574	201 43 1 cs_nnd3n 02c NAND
> C2162/c 113 exc_cond_q	FC3+R	303 -1574	57 49 3 cs_nnd3n 02c NAND
> exc_cond.reg_n.lat_0/l2_out_r 0 exc_cond_q	n F	C3+R 303	-1574 57 49 3 cl_invvn 07d SRL
> exc_cond.reg_n.lat_0/c2 143 slow_mode.c2 4	R C	3+ 160 N/	C 60 239 14 cl_invvn 07d SRL
> slow_mode.clockblock_3/c2 0 slow_mode.c2_4	R	C3+ 160	N/C 60 239 14 cb_clk_32_1 LCB
	R C3+F	R 2832 -1469	9 88 31 1 cl invvn 07c SRI

R C3+R 2832 -1469 88 31 1 cl_invvn 07c SRL
F C3- 160 60 238 14 cl_invvn 07c 1200
R C3+R 2832 -1469 88 31 1 cs_invvn 07c NOT 0
F C3+R 2771 -1469 263 92 3 cs_invvn 07c NOT
F C3+R 2771 -1469 263 92 3 cs_ao12n 03c AOI
R C3+R 2604 -1469 87 17 1 cs_ao12n 03c AOI
R C3+R 2604 -1469 87 17 1 cs_nnd2n 02c NAND
F C3+R 2546 -1469 92 17 1 cs_nnd2n 02c NAND
F C3+R 2546 -1469 92 17 1 cs_nnd2n 02c NAND
R C3+R 2489 -1469 3605 1044 3 cs_nnd2n 02c NAND
R C3+R 2489 -1574 3605 1044 3 cs_nnd2n 02c NAND
F C3+R 479 -1574 89 137 3 cs_nnd2n 02c NAND
F C3+R 479 -1574 89 137 3 cs_invvn 09c NOT 0

```
43 1 cs_invvn 09c NOT
                          R C3+R
                                   416 -1574 201
----> gbfocell_6/a
62 N2031
                                                  43 1 cs_nnd3n 02c NAND
                          R C3+R
                                   416 -1574
                                             201
---->{e} C2162/y
0 N2031
                                             57 49 3 cs_nnd3n 02c NAND
                          FC3+R
                                  303 -1574
----> C2162/c
113 exc_cond_q
                                                   57 49 3 cl_invvn 07d SRL
                              F C3+R
                                        303 -1574
----> exc_cond.reg_n.lat_0/l2_out_n
0 exc_cond_q
                                          N/C
                                                60 239 14 cl_invvn 07d SRL
                              R C3+
                                      160
---> exc_cond.reg_n.lat_0/c2
143 slow_mode.c2_4
                              R C3+
                                       160
                                           N/C
                                                  60 239 14 cb_clk_32_1 LCB
----> slow_mode.clockblock_3/c2
0 slow_mode.c2_4
______
                          R C3+R 2126 -1127 3605 1011 1 PO
                                                                    0
  10 idcdsuc_err
N146
                              999
                                                       0
RAT
                                     2126 -1127 3605 1011 1 IOPAD
                                                                  IOPAD
                            R C3+R
----> BOX750/OUT
0 N146
                           R C3+R 2126 -1127 3605 1011 1 IOPAD
---> BOX750/IN
0 N146&0
                                  2126 -1127 3605 1011 1 cs_invvn 01c NOT
                          R C3+R
----> C2082/v
0 N146&0
                                             48 32 2 cs_invvn 01c NOT
                          F C3+R
                                   295 -1127
----> C2082/a
1831 dcdsuc_err_q
                                                   48 32 2 cl_nnd2n 07c
                                         295 -1127
                                FC3+R
----> dcdsuc_err.reg_n.lat_0/l2_out_n
       0 dcdsuc_err_q
SRL
----> dcdsuc_err.reg_n.lat_0/c2
                                                60 222 13 cl nnd2n 07c SRL
                             R C3+
                                      160 N/C
135 slow_mode.c2_1
----> slow_mode.clockblock/c2 R C3+
                                       160 N/C
                                               60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1
-----
      > measure
[levelize][get_ltor]: number of levels = 19
```

Primary Inputs = 73 Primary Outputs = 0 Primary BIDIs = 1167 Signals 946 Gate Count 1783 Connections Master REG Bits 83 Slave REG Bits 83 Internal Area 4487 External Area 0 0.530566 Gates/Connects = Fanout Count 1783 Average Fanout = 1.527849 Avg Tech Box Size = 4.743129

122

The model <IDCDSUC> has:

Tech Box Size Stddev = 0.010329 0.000000 Power =

^{***}R-E-A-L***S-T-A-T-I-S-T-I-C-S***

```
Real boxes
                             571
 Real connections
                               1408
 Real LSTs
                             2200
                 =
 Real ICells/box
                           7.858144
 Real LSTs/box
                            3.852890
                   =
 Real nets/box
                           1.387040
 Cell
               Total
 Each
                Cell
Type Cnt Boxname
                                Power Level Function
                                                                 Power
                                                        Int Ext
                                                                          Int
                                                                               Ext
                                                                                    Power
  7
      cs_ao22n03c
                                 03c
                                             AOI
                                                    6
                                                            0:000
                                                                    42 ...
                                       >
                                                        0-
                                                                          0
                                                                             0.000
  5
      cs ao12n03c
                                 03c
                                       >
                                             AOI
                                                    4
                                                        0
                                                            0.000
                                                                    20
                                                                          0
                                                                             0.000
  1
      cs_ao22n10c
                                 10c
                                             AOI
                                                   18
                                                         0
                                                            0.000
                                       >
                                                                     18
                                                                          0
                                                                              0.000
 180
       BRKPT
                                    >
                                         BRKPT
                                                    0
                                                        0
                                                           0.000
                                                                    0
                                                                         0
                                                                            0.000
       IOPAD
 195
                                    >
                                         IOPAD
                                                   0
                                                       0
                                                           0.000
                                                                   0
                                                                        0
                                                                           0.000
 166
       cs_nnd2n02c
                                  02c
                                             NAND
                                                       3
                                        >
                                                           0
                                                              0.000
                                                                      498
                                                                             0
                                                                                0.000
 24
       cs_nnd3n02c
                                 02c
                                             NAND
                                       >
                                                      4
                                                           0
                                                              0.000
                                                                      96
                                                                            0
                                                                               0.000
  3
      cs nnd2n05c
                                05c
                                            NAND
                                                      4
                                       >
                                                          0
                                                             0.000
                                                                      12
                                                                           0
                                                                               0.000
  6
      cs_nnd4n03c
                                03c
                                       >
                                            NAND
                                                     5
                                                          0
                                                             0.000
                                                                      30
                                                                           0
                                                                               0.000
  4
      cs_nnd2n13c
                                 13c
                                       >
                                            NAND
                                                     15
                                                          0
                                                              0.000
                                                                      60
                                                                            0
                                                                               0.000
  3
      cs nnd2n04c
                                04c
                                       >
                                            NAND
                                                     3
                                                          0
                                                             0.000
                                                                      9
                                                                           0
                                                                              0.000
  2
      cs_nnd3n07c
                                07c
                                       >
                                            NAND
                                                     6
                                                          0
                                                             0.000
                                                                      12
                                                                           0
                                                                               0.000
  3
      cs_nnd2n03c
                                03c
                                            NAND
                                       >
                                                     3
                                                          0
                                                             0.000
                                                                      9
                                                                           0
                                                                              0.000
  1
      cs_nnd2n12c
                                12c
                                            NAND
                                                     12
                                                          0
                                       >
                                                              0.000
                                                                      12
                                                                            0
                                                                               0.000
 2
      cs_nnd2n14c
                                14c
                                            NAND
                                       >
                                                     19
                                                          0
                                                              0.000
                                                                      38
                                                                            0
                                                                               0.000
  1
      cs_nnd3n12c
                                12c
                                       >
                                            NAND
                                                     22
                                                              0.000
                                                          0
                                                                      22
                                                                            0
                                                                               0.000
  1
      cs nnd4n09c
                                09c
                                       >
                                            NAND
                                                     16
                                                              0.000
                                                          0
                                                                      16
                                                                            0
                                                                               0.000
 4
      cs nnd2n07c
                                07c
                                      . >
                                            NAND
                                                          0
                                                     4
                                                             0.000
                                                                      16
                                                                           0
                                                                               0.000
  1
      cs_nnd2n11c
                                11c
                                       >
                                            NAND
                                                          0
                                                     11
                                                              0.000
                                                                      11
                                                                            0
                                                                               0.000
  1
      cs_nnd2n06c
                                06c
                                            NAND
                                                     4
                                                          0
                                       >
                                                             0.000
                                                                      4
                                                                           0
                                                                              0.000
 1
      cs_nnd3n09c
                                09c
                                            NAND
                                                     12
                                       >
                                                          0
                                                            0.000
                                                                      12
                                                                               0.000
 10
      cs_nor2n02c
                                02c
                                             NOR.
                                                     3
                                                         0
                                                            0.000
                                                                     30
                                                                           0
                                                                              0.000
 1
      cs_nor3n03c
                                03c
                                      >
                                            NOR
                                                    4
                                                            0.000
                                                         0
                                                                     4
                                                                         0
                                                                             0.000
 1
      cs_nor2n12c
                                12c
                                            NOR
                                                    12
                                                            0.000
                                                                     12
                                      >
                                                         0
                                                                           0
                                                                              0.000
 2
      cs_nor2n04c
                                04c
                                            NOR
                                                    3
                                      >
                                                         0
                                                            0.000
                                                                     6
                                                                          0
                                                                             0.000
 1
      cs_nor3n10c
                                10c
                                            NOR
                                                    12
                                      >
                                                         0
                                                            0.000
                                                                     12
                                                                           0
                                                                              0.000
102
       cs_invvn01c
                                01c
                                            NOT
                                                    2
                                      >
                                                         0
                                                            0.000
                                                                    204
                                                                           0
                                                                              0.000
 5
      cs_invvn11c
                               11c
                                            NOT
                                                   6
                                                        0
                                                                            0.000
                                     >
                                                           0.000
                                                                   30
                                                                         0
 6
      cs invvn10c
                               10c
                                            NOT
                                                        0
                                     >
                                                   4
                                                           0.000
                                                                   24
                                                                         0
                                                                             0.000
 21
      cs invvn12c
                                12c
                                            NOT
                                                    6
                                      >
                                                        0
                                                            0.000
                                                                   -126
                                                                          0
                                                                              0.000
 7
      cs invvn09c
                               09c
                                            NOT
                                     >
                                                   4
                                                        0
                                                           0.000
                                                                   28
                                                                         0
                                                                             0.000
 33
      cs_invvn07c
                                07c
                                      >
                                            NOT
                                                    2
                                                        0
                                                            0.000
                                                                    66
                                                                          0
                                                                             0.000
 4
      cs_invvn15c
                               15c
                                           NOT
                                                   10
                                                        0
                                     >
                                                            0.000
                                                                    40
                                                                          0
                                                                             0.000
 9
      cs_invvn06c
                               06c
                                                   2
                                     >
                                           NOT
                                                        0
                                                           0.000
                                                                   18
                                                                         0
                                                                             0.000
 13
      cs_invvn05c
                               05c
                                            NOT
                                                        0
                                                            0.000
                                                                    26
                                                                          0
                                                                             0.000
 4
      cs_invvn13c
                               13c
                                           NOT
                                     >
                                                   8
                                                        0
                                                           0.000
                                                                   32.
                                                                         0
                                                                             0.000
 3
      cs_invvn08c
                               08c
                                     >
                                           NOT
                                                   4
                                                        0
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
 7
      cs_invvn02c
                               02c
                                     >
                                           NOT
                                                   2
                                                        0
                                                           0.000
                                                                   14
                                                                         0
                                                                            0.000
 1
      cs_invvn14c
                               14c
                                     >
                                           NOT
                                                   8
                                                        0
                                                           0.000
                                                                    8
                                                                        0
                                                                            0.000
 5
      cs invvn04c
                               04c
                                           NOT
                                                   2
                                     >
                                                        0
                                                           0.000
                                                                   10
                                                                         0
                                                                            0.000
 1
      cs_invvn18c
                               18c
                                     >
                                           NOT
                                                   20
                                                        0
                                                            0.000
                                                                    20
                                                                          0
                                                                             0.000
 3
      cs invvn16c
                               16c
                                     >
                                           TOM
                                                   14
                                                        0
                                                            0.000
                                                                    42
                                                                          0
                                                                             0.000
 1
      cs invvn19c
                               19c
                                           NOT
                                     >
                                                   25
                                                        0
                                                            0.000
                                                                    25
                                                                          0
                                                                             0.000
 1
      cs_oa21n04c
                                04c
                                            OAL
                                                   5
                                                        0
                                                           0.000
                                                                    5
                                                                        0
                                                                            0.000
```

Real signals

=

792

```
0.000
                                                 0.000
                           03c
                                     OAI
                                           6
                                               0
                                                          6
    cs_oa22n03c
                                >
1
                                                              0.000
                           05c
                                     OAL
                                           8
                                               0
                                                  0.000
                                                          8
    cs_oa21n05c
                               >
1
                                     REG
                                           25
                                                0
                                                   0.000
                                                         550
                                                               0
                                                                  0.000
                          07c
    cl_invvn07c
22
                               >
                                                   0.000
                                                         750
                                                                0.000
                                     REG
                                           25
                                                0
    cl_invvn07d
                          07d
                                >
30
                                                                   0.000
                                     REG
                                           26
                                                   0.000
                                                          468
    cl_nnd2n07c
                           07c
                                >
                                                0
18
                                                                0.000
                                                   0.000
                                                          264
                          07c
                                     REG
                                           33
                                                0
    cl_ao22n07c
                                >
8
                                                   0.000
                                                          58
                                                               0
                                                                  0.000
                          07c
                                     REG
                                           29
                                                0
2
    cl_nnd3n07c
                                >
                                                   0.000
                                                          26
                                                               0
                                                                  0.000
                                    REG
                                           26
                                                0
                          06c
1
    ci nor2n06c
                               >
                                                               0
                                                                  0.000
                                                0.000
                                                          30
                                     REG
                                           30
1
    cl_ao21n07c
                          07c
                                >
                                                          30
                                                               0
                                                                  0.000
                                     REG
                                           30
                                                0
                                                   0.000
    cl oa21n07c
                          07c
1
                                                     0.000
                                                               70
                                                                    0.000
                                                70
                               > SEQUENTIAL
    cb_mode_block
1
                                                                   0.000
                                                   0 0.000 480
                              > SEQUENTIAL 80
    cb_clk_32_1
6
                                                                0
                                                                  0.000
                                     XNOR
                                             8
                                                 0
                                                    0.000
                                                            8
                           01b
1
    cs_xbn2n01b
                                >
                                                   0.000
                                                                  0.000
                                     XOR
                                            8
                                                0
                                                           8
                                                               0
    cs_xbo2n01d
                           01d
1
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

#	of	
Level	s Out	out
0	1	*
1	55	50* plus *****
2	1	*
2	8	******
4	1	*
10 "	3	***
. 11	1	*
⁻ 12	1	* * * *
14	·· 2	**

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
        7
 0
 2
        20
 3
        1
  4
        5
        2
  5
        6
  6
  7
        4
  8
        4
  9
        1
 10
         6
 12
         1
 14
         1
 15
         5
 16
         4
         7
 17
         2
 18
 19
        14
```

The Histogram Of Fanin vs. Box

```
# of
Fanin
        Ops
       405
             400* plus *****
  1
  2
       203
             200* plus ***
  3
       37
  4
       16
The Histogram Of Fanout vs. Net
   # of
Fanout Nets
       964
             950* plus ***
  1
 2
       102
             100* plus **
  3
       39
  4
       17
 5
        8
 6
       11
  7
        2
 8
        4
 13
        3
 14
        16
 15
[End of measure]
[measure]: Execution time was 0.5 seconds.
       > randsim q
>>]: randsim(q);
      > checksrc
[BD-40000]: checksrc CMVC version 1.27 compiled on Apr 13 1999 at 18:00:56
[BD-40132]: Network IDCDSUC has no potential problems.
     > is_parm new_assert
        > set_slew_prop OFF
[set_slew_prop]: Setting slew propagation to 0 (OFF)
        > tc_parm CHK_SINKSLEW(N)
[tc_parm]: CMVC version 1.26.2.1 compiled on Apr 1 1999 at 05:20:31.
       > tc_parm {PINTYPE(OUTPUT_PIN),OFFSET(0) MARGIN(0),ATTEMPT...
       > tc_parm USE_AREA,BENEFIT_UNITS(0)
[tc_parm]: benefit units factor is 0.0002
       > measure
[levelize][get_ltor]: number of levels = 19
The model <IDCDSUC> has:
 Primary Inputs
                             122
 Primary Outputs
                               73
 Primary BIDIs
                               0
 Signals
                          1167
 Gate Count
                           946
 Connections
                             1783
 Master REG Bits
                               83
 Slave REG Bits
                               83
 Internal Area
                            4487
```

```
External Area
                           0.530566
Gates/Connects
Fanout Count
                            1783
Average Fanout
                           1.527849
                            4.743129
Ava Tech Box Size
Tech Box Size Stddev =
                             0.010329
                       0.000000
Power
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
                            792
Real signals
                =
                            571
Real boxes
                              1408
Real connections
                            2200
Real LSTs
                          7.858144
Real ICells/box
                           3.852890
Real LSTs/box
                  =
                          1.387040
Real nets/box
               Total
Cell
                Cell
Each
                                                                        Int Ext Power
                                                          Ext Power
                               Power Level Function
                                                       Int
Type Cnt Boxname
                                                                        0
                                                                           0.000
                                                       0
                                                          0.000
                                                                   42
                                03c
                                            AOI
                                                   6
  7
      cs_ao22n03c
                                      >
                                                                           0.000
                                            AOI
                                                   4
                                                       0
                                                          0.000
                                                                   20
                                                                        0
  5
      cs ao12n03c
                                03c
                                      >
                                                                            0.000
                                                                   18
                                                                         0
                                                  18
                                                        0
                                                           0.000
      cs_ao22n10c
                                10c
                                      >
                                            aoi
  1
                                                                       0
                                                                          0.000
                                        BRKPT
                                                       0
                                                          0.000
                                                                   0
       BRKPT
                                                  0
 180
                                   >
                                                                          0.000
                                        IOPAD
                                                      0
                                                         0.000
                                                                  0
                                                                      0
 195
       IOPAD
                                                 0
                                                                     498
                                                                               0.000
                                                                            0
 166
       cs_nnd2n02c
                                 02c
                                       >
                                            NAND
                                                     3
                                                          0
                                                             0.000
                                            NAND
                                                                          0
                                                                              0.000
                                 02c
                                                     4
                                                         0
                                                             0.000
                                                                     96
       cs_nnd3n02c
 24
                                                                          0.000
                                05c
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                                                    12
  3
      cs nnd2n05c
                                      >
                                                                             0.000
                                03c
                                      >
                                           NAND
                                                    5
                                                         0
                                                            0.000
                                                                    30
                                                                          0
  6
      cs_nnd4n03c
                                                                          0
                                                                              0.000
      cs_nnd2n13c
                                13c
                                           NAND
                                                    15
                                                         0
                                                             0.000
                                                                     60
                                      >
  4
                                                                             0.000
                                           NAND
                                                    3
                                                         0
                                                            0.000
                                                                     9
                                                                         0
                                04c
  3
      cs nnd2n04c
                                      >
                                                                             0.000
                                                    6
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                07c
                                      >
                                           NAND
  2
      cs nnd3n07c
                                           NAND
                                                     3
                                                         0
                                                            0.000
                                                                     9
                                                                         0
                                                                             0.000
                                03c
                                      >
  3
      cs_nnd2n03c
                                                    12
                                                         0
                                                             0.000
                                                                     12
                                                                          0
                                                                              0.000
                                12c
                                           NAND
                                      >
      cs_nnd2n12c
  1
                                                             0.000
                                                                     38
                                                                           0
                                                                              0.000
                                                    19
                                                          0
                                14c
                                      >
                                           NAND
  2
      cs_nnd2n14c
                                                                     22
                                                                              0.000
                                                    22
                                                          0
                                                             0.000
                                                                           0
                                12c
                                           NAND
      cs_nnd3n12c
                                      >
  1
                                                                           0
                                                                              0.000
                                                          0
                                                             0.000
                                                                     16
                                           NAND
                                                    16
      cs nnd4n09c
                                09c
                                      >
  1
                                                                             0.000
                                                                     16
                                                                          0
                                                         0
                                                            0.000
      cs_nnd2n07c
                                07c
                                      >
                                           NAND
                                                     4
  4
                                                                              0.000
                                           NAND
                                                    11
                                                          0
                                                             0.000
                                                                     11
                                                                           0
                                11c
                                      >
      cs_nnd2n11c
                                                                             0.000
                                            NAND
                                                     4
                                                         0
                                                            0.000
                                                                     4
                                                                          0
                                06c
                                      >
  1
       cs nnd2n06c
                                                    12
                                                          0
                                                             0.000
                                                                     12
                                                                           0
                                                                              0.000
                                09c
                                      >
                                            NAND
       cs_nnd3n09c
  1
                                                         0
                                                            0.000
                                                                    30
                                                                          0
                                                                            0.000
                                02c
                                            NOR
                                                    3
       cs nor2n02c
                                      >
  10
                                                                            0.000
                                                           0.000
                                                                    4
                                                                        0
                                            NOR
                                                   4
                                                        0
       cs nor3n03c
                                03c
                                      >
  1
                                                                    12
                                                                          0.000
                                                   12
                                                        0
                                                            0.000
      cs_nor2n12c
                                12c
                                      >
                                            NOR
  1
                                                        0
                                                           0.000
                                                                    6
                                                                        0
                                                                            0.000
                                04c
                                      >
                                            NOR
                                                   3
  2
       cs_nor2n04c
                                                   12
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
                                            NOR
                                                        0
       cs nor3n10c
                                10c
                                      >
  1
                                                                   204
                                            NOT
                                                    2
                                                        0
                                                            0.000
                                                                          0.000
                                01c
                                      >
 102
        cs_invvn01c
                                           NOT
                                                   6
                                                       0
                                                           0.000
                                                                   30
                                                                        0
                                                                            0.000
  5
       cs invvn11c
                               11c
                                     >
                                                                   24
                                                           0.000
                                                                        0
                                                                            0.000
                                                   4
                                                       0
  6
       cs_invvn10c
                               10c
                                     >
                                           NOT
                                                                   126
                                                                          0.000
                                12c
                                      >
                                            NOT
                                                   6
                                                        0
                                                           0.000
  21
       cs_invvn12c
                                                                            0.000
                                           NOT
                                                   4
                                                       0
                                                           0.000
                                                                   28
                                                                        0
                               09c
  7
       cs invvn09c
                                     >
                                                                            0.000
                                                   2
                                                        0
                                                           0.000
                                                                   66
                                                                         0
                                07c
                                            NOT
  33
       cs_invvn07c
                                      >
                                                        0
                                                           0.000
                                                                   40
                                                                         0
                                                                            0.000
                                           NOT
                                                   10
                               15c
  4
       cs invvn15c
                                     >
                                                           0.000
                                                                   18
                                                                        0
                                                                            0.000
                                                   2
                                                        0
                                           NOT
  9
       cs invvn06c
                               06c
                                     >
                                                   2
                                                                   26
                                                                         0
                                                                            0.000
                                            NOT
                                                        0
                                                           0.000
       cs invvn05c
                                05c
                                      >
  13
```

0

```
4
    cs_invvn13c
                           13c
                                      NOT
                                 >
                                             8
                                                 0
                                                     0.000
                                                            32
                                                                 0
                                                                    0.000
3
    cs_invvn08c
                           08c
                                 >
                                      NOT
                                             4
                                                 0
                                                     0.000
                                                            12
                                                                 0
                                                                    0.000
7
    cs invvn02c
                           02c
                                 >
                                      NOT
                                             2
                                                 0
                                                     0.000
                                                            14
                                                                 0
                                                                    0.000
1
    cs invvn14c
                           14c
                                 >
                                      NOT
                                             8
                                                 0
                                                     0.000
                                                            8
                                                                 0.000
5
    cs_invvn04c
                           04c
                                 >
                                             2
                                      NOT
                                                  0
                                                     0.000
                                                            10
                                                                 0
                                                                    0.000
1
    cs_invvn18c
                           18c
                                             20
                                                  0
                                 >
                                      NOT
                                                    0.000
                                                            20
                                                                 0.000
3
    cs_invvn16c
                           16c
                                      NOT
                                                  0
                                 >
                                             14
                                                     0.000
                                                            42
                                                                 0.000
1
    cs_invvn19c
                           19c
                                      NOT
                                             25
                                                  0
                                                     0.000
                                                            25
                                                                 0.000
1
    cs_oa21n04c
                            04c
                                 >
                                       OAI
                                             5
                                                     0.000
                                                  0
                                                            5
                                                                 0.000
1
    cs_oa22n03c
                            03c
                                       OAI
                                             6
                                                  0
                                                     0.000
                                                            6
                                                                   0.000
1
    cs_oa21n05c
                            05c
                                       OAI
                                             8
                                                 0
                                                    0.000
                                 >
                                                            8
                                                                 0.000
22
    cl invvn07c
                           07c
                                      REG
                                 >
                                             25
                                                  0
                                                    0.000
                                                            550
                                                                  0.000
30
    cl_invvn07d
                           07d
                                 >
                                      REG
                                             25
                                                  0
                                                     0.000
                                                            750
                                                                  0
                                                                     0.000
18
    cl_nnd2n07c
                            07c
                                 >
                                       REG
                                             26
                                                  0
                                                     0.000
                                                            468
                                                                   0
                                                                     0.000
8
    cl_ao22n07c
                           07c
                                 >
                                      REG
                                             33
                                                  0
                                                     0.000
                                                            264
                                                                  0
                                                                     0.000
2
    cl_nnd3n07c
                           07c
                                 >
                                      REG
                                             29
                                                  0
                                                     0.000
                                                            58
                                                                  0
                                                                     0.000
1
    cl_nor2n06c
                           06c
                                 >
                                      REG
                                             26
                                                  0
                                                     0.000
                                                            26
                                                                 0
                                                                     0.000
1
    cl_ao21n07c
                           07c
                                      REG
                                             30
                                 >
                                                  0
                                                     0.000
                                                            30
                                                                  0
                                                                     0.000
1
    cl_oa21n07c
                           07c
                                      REG
                                             30
                                                  0
                                                     0.000
                                                            30
                                                                  0
                                                                     0.000
1
    cb_mode_block
                              Α
                                 > SEQUENTIAL
                                                  70
                                                       0.000
                                                                       0.000
                                                                 70
6
    cb_clk_32 1
                               > SEQUENTIAL
                                              80
                                                     0 0.000 480
                                                                     0.000
1
    cs xbn2n01b
                            01b
                                      XNOR
                                               8
                                                   0.000
                                                              8
                                 >
                                                                  0.000
1
    cs_xbo2n01d
                            01d
                                       XOR
                                              8
                                                  0
                                                     0.000
                                                             8
                                                                 0.000
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

```
# of
Levels Output
 0
        1
 1
       55
              50* plus *****
 2
        1
 3
        8
 4
        1
 10
        3
 11
         1
 12
         1
 14
        2
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
       20
 3
        1
 4
        5
 5
        2
 6
        6
 7
        4
 8
        4
 9
        1
 10
        6
 12
         1
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
              950* plus **********
 1
       964
              100* plus **
 2
       102
 3
       39
 4
        17
 5
        8
 6
        11
 7
        2
 8
        4
         3
 13
 14
        16
 15
         1
```

[End of measure]

[measure]: Execution time was 0.6 seconds.

- > tc_parm SLEW_LIM(100)
- > tc_parm CAP_LIM(100)

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/techredund.tcl

- > str_parm tgfs_effort
- > is_parm no_tech_redund
- > is_parm remove_redundant_regs
- > make_constants_in nonreg_only
- > ignore_trivial_expansions EQNVIEW
- > expansions_from_tib EQNVIEW
- > expansions_from_eqn EQNVIEW
- > copy_def_to_proto EQNVIEW
- > apply decide_boolean(EQNVIEW)

generated 1 paths in 70 milliseconds

> apply Hstructure(EQNVIEW)

generated 1 paths in 30 milliseconds

- > gen_nonreg_tib_expns TIB_EXPANSIONS
- > apply Hunstructure()
- > expandable_name

```
> set_nochange
               > constmod
               > is_parm keep_bad_pgroups
                > bad_pgroups_expandable
               > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
>>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
VIEW(EQNVIEW)));
[BD-350000]: [test_key]: CMVC version 1.9 compiled on Apr 8 1999 at 05:15:23.
[simple_expand]: Compiled on Mar 10 1999 at 05:19:51.
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[BD-354200]: Selected 0 out of 946 objects as matching keyword criteria.
>>]: nextbox( SASname(PROTECT) ):
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: Compiled on Mar 10 1999 at 05:08:18.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1169 signals, 946 usage boxes and 1783 connections.
[simple_expand]: Modfied 0 gates.
               > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
>>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
VIEW(TIB_EXPANSIONS)));
>>]: nextbox( SASname(RESTORE) ):
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[BD-354200]: Selected 0 out of 946 objects as matching keyword criteria.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1169 signals, 946 usage boxes and 1783 connections.
[simple_expand]: Modfied 0 gates.
               > headless
[headless]: Compiled on Mar 10 1999 at 05:13:38.
[headless]: Removed 0 boxes
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1169 signals, 946 usage boxes and 1783 connections.
               > cleanse1
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1169 signals, 946 usage boxes and 1783 connections.
>>]: nextbox( invrem(),onein(),twoin() );
[BD-40000]: invrem CMVC version 1.11 compiled on Apr 8 1999 at 05:03:32
[BD-40000]: onein CMVC version 1.12 compiled on Apr 8 1999 at 05:03:55
```

```
[BD-40000]: twoin CMVC version 1.6 compiled on Apr 8 1999 at 05:04:02
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cleanup]: Compiled on Apr 13 1999 at 18:01:26.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1169 signals, 946 usage boxes and 1783 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
              > nochange
          > set_nochange
          > apply {Hstructure( EQNVIEW TIB_EXPANSIONS)}
generated 1 paths in 60 milliseconds
          > rtolbox {Htgfsredund( 100 )}
>>]: rtolbox( Htgfsredund( 100 ) );
[BD-330000]: Htgfsredund CMVC version 1.15 compiled on Apr 8 1999 at 05:29:58.
[BD-330500]: Out of 2898 faults found 0 redundancies, eliminated 0, could not decide 0 in 2 seconds.
          > apply Hunstructure()
          > nochange
         > DeleteAllProtosUnderView TIB_EXPANSIONS
[SRULE-17175]: Deleted 5 Proto Boxes
         > randsim q
>>1: randsim( q );
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/simple_map.tcl
         > randsim q
>>]: randsim( q );
          > is_parm keep_bad_pgroups
           > copyinfo
           > fix_bad_pgroups
[BD-80000]: fix_bad_pgroups CMVC version 1.3 compiled on Apr 8 1999 at 05:22:04
[BD-82400]: Added 0 terminators, deleted 0 pins and tied 0 pins.
         > basetype
>>]: nextbox_with_test( test_syn_hide(!HIDE_MAP),genmark );
[test_syn_hide]: Number of objects selected was 946 of 946 checked.
>>]: nextnet( geninv );
          > copyinfo
          > nextbox {mapprim, mapterm}
>>]: nextbox( mapprim, mapterm );
[BD-80000]: mapprim CMVC version 1.14 compiled on Apr 13 1999 at 18:10:28
[BD-80000]: mapterm CMVC version 1.8 compiled on Apr 8 1999 at 05:24:14
[mapprim]: Execution time was 0.0 seconds.
[BD-83600]: 0 terminators processed 0 dummy nets removed.
```

```
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
>>]: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cte]: CMVC version 1.12 compiled on Apr 13 1999 at 18:01:28.
[cte]: Removed 0 boxes.
[cte]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
         > nextbox tchname(NOERR)
>>]: nextbox( tchname(NOERR) );
[BD-80000]: tchname CMVC version 1.13 compiled on Apr 8 1999 at 05:28:02
NOERR option set
[BD-85300]: Looked at 946 gates, bound 0, 0 had hints.
[tchname]: Execution time was 0.0 seconds.
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
[
>>]: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cte]: Removed 0 boxes.
[cte]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1169 signals, 946 usage boxes and 1783 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
         > copyinfo
```

> cleanse

```
> has_children CONSTANT
          > tiegen FOLIM(8)
[BD-80000]: tiegen CMVC version 1.11 compiled on Apr 8 1999 at 05:28:21
        > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc parm]: ==========
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
        > compare key_slack_limit TIME_REDUND
-2329.30 Avg: -296.08
comparing keyed new slack -2329.3015 to keyed saved slack
> reset_key_slack_limit TIME_REDUND
-2329.30 Avg: -296.08
resetting keyed current slack to -2329.3015
         > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
critical( tswap(SCORE(ALL), ACTUAL, TWO_LEVEL, NO_VIOLATIONS) );
[BD-500000]: critical CMVC version 1.22 compiled on Apr 13 1999 at 18:21:44
-2329.30 Avg: -296.08
maximum area for proto box IDCDSUC is 4487
[BD-500000]: tswap CMVC version 1.30 compiled on Apr 13 1999 at 18:22:32
setting SCORE option to ALL.
setting ACTUAL option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-2329.30 Avg: -296.08
ArrayNum: 15 ArrayMax: 946
-2314.78 Avg: -294.64
ArrayNum: 15 ArrayMax: 946
-2306.24 Avg: -294.08
ArrayNum: 15 ArrayMax: 946
-2299.91 Avg: -293.12
ArrayNum: 15 ArrayMax: 946
-2294.80 Avg: -293.12
ArrayNum: 15 ArrayMax: 946
-2294.50 Avg: -293.42
ArrayNum: 15 ArrayMax: 946
[BD-500304]: 12 pins swapped on 5 gates and 0 gates cloned.
[tswap]: Execution time was 0.5 seconds.
[BD-502000]: Called transforms 30 times and applied 5 of them.
          > critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS)}
-2294.50 Avg: -293.42
maximum area for proto box IDCDSUC is 4487
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-2294.50 Avg: -293.42
ArrayNum: 15 ArrayMax: 946
-2273.00 Avg: -289.24
ArrayNum: 13 ArrayMax: 946
-2252.61 Avg: -287.39
```

ArrayNum: 11 ArrayMax: 946

```
-2252.05 Avg: -287.35
 ArrayNum: 11 ArrayMax: 946
 -2250.42 Avg: -287.20
 ArrayNum: 11 ArrayMax: 946
[BD-500026]: repower was applied 4 times.
[repower]: Execution time was 0.8 seconds.
[BD-502000]: Called transforms 27 times and applied 4 of them.
          > compare_key_slack_limit TIME_REDUND
 -2250.42 Avg: -287.20
comparing keyed new slack -2250.4236 to keyed saved slack -2306.0085
           > reset_key_slack_limit TIME_REDUND
-2250.42 Avg: -287.20
resetting keyed current slack to -2250.4236
           > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
critical( tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS) );
-2250.42 Avg: -287.20
maximum area for proto box IDCDSUC is 4497
setting SCORE option to ALL.
setting ACTUAL option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-2250.42 Avg: -287.20
ArrayNum: 11 ArrayMax: 946
-2249.91 Avg: -287.22
ArrayNum: 11 ArrayMax: 946
-2248.67 Avg: -287.28
ArrayNum: 11 ArrayMax: 946
[BD-500304]: 4 pins swapped on 2 gates and 0 gates cloned.
[tswap]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 15 times and applied 2 of them.
          > critical {repower(SCORE(ALL),INC ,NO VIOLATIONS)}
critical( repower(SCORE(ALL ), INC , NO_VIOLATIONS) );
-2248.67 Avg: -287.28
maximum area for proto box IDCDSUC is 4497
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-2248.67 Avg: -287.28
ArrayNum: 11 ArrayMax: 946
-2242.84 Avg: -286.73
ArrayNum: 11 ArrayMax: 946
[BD-500026]: repower was applied 1 times.
[repower]: Execution time was 0.2 seconds.
[BD-502000]: Called transforms 14 times and applied 1 of them.
         > compare_key_slack_limit TIME_REDUND
-2242.84 Avg: -286.73
comparing keyed new slack -2242.8408 to keyed saved slack -2227.9194
         > delete_key_slack_limit TIME_REDUND
         > quick onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
>>]: [quick]:( onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
[quick]: CMVC version 1.31 compiled on Apr 1 1999 at 05:18:11.
-2242.84 Avg: -286.73
[onebuff]: Compiled on Mar 31 1999 at 11:33:14.
[onebuff]: setting SCORE option to ALL.
```

```
[onebuff]: setting RE_POWER option.
[onebuff]: setting INC mode.
[onebuff]: setting NO_VIOLATIONS option.
-2242.84 Avg: -286.73
maximum area for proto box IDCDSUC is 4503
[quick]: Number of boxes to process is 946.
[quick]: Number of boxes processed is 0.
-2242.84 Avg: -286.73
[onebuff]: was applied 0 times
         > quick dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
[
>>]: [quick]:( dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
-2242.84 Avg: -286.73
[BD-500000]: dinv CMVC version 1.13 compiled on Apr 13 1999 at 18:30:14
setting SCORE option to ALL.
setting RE_POWER option.
setting INC mode.
setting NO VIOLATIONS option.
-2242.84 Avg: -286.73
maximum area for proto box IDCDSUC is 4503
[quick]: Number of boxes to process is 946.
[quick]: Number of boxes processed is 0.
-2227.45 Avg: -238.89
[BD-500500]: Moved 12 sinks and removed 19 inverters.
      > critical {repower(SCORE(ALL),INC,NO_VIOLATIONS), repowe...
critical( repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL), INC, NO_VIOLATIONS, REPOWER_GROUP(BETA)));
-2227.45 Avg: -238.89
maximum area for proto box IDCDSUC is 4460
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-2227.45 Avg: -238.89
ArrayNum: 6 ArrayMax: 927
-2189.99 Avg: -233.31
ArrayNum: 6 ArrayMax: 927
-2168.35 Avg: -233.23
ArrayNum: 6 ArrayMax: 927
-2160.94 Avg: -233.27
ArrayNum: 6 ArrayMax: 927
[BD-500026]: repower was applied 3 times.
[repower]: Execution time was 0.3 seconds.
[BD-500026]: repower was applied 3 times.
[repower]: Execution time was 0.3 seconds.
[BD-502000]: Called transforms 24 times and applied 3 of them.
       > write end point report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
```

Sun Apr 18 21:58:43 1999

Part: IDCDSUC

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 3

Cause of Slack

Abbreviation Comparison/Description

Slack Continuation SlkCont Slack due to a point downstream on path Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) Clock Gating Setup ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST) **Clock Gating Hold** ClkGHld (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME + ADJUST) Clock Tree Pulse Width **CIKTPW** (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup ADJUST) Hold Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST) **EndOfCycle EndOfC** (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST) ClockPulseWidth CIKPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) ClockSeparation ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST) Loop ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST) **Arrival Time Limiting** Slack discontinuity due to failed test **ATLimit** Num/ LimitedAT/ Delay/ Failed Test/ Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adi NetName

1 dcd_succ_last_t1	R C3+R 3	160 -2161 38	847 1011 1 PO 📑	0
dcd_succ_last_t1				
RAT	999		0	
> BOX714/OUT	R C3+R 3	3160 -2161 3	3847 1011 1 IOPAE	OPAD
0 dcd_succ_last_t1				
> BOX714/IN	R C3+R 31	60 -2161 38	47 1011 1 IOPAD	IOPAD
0 dcd_succ_last_t1&0				
> C167/y	R C3+R 3160	-2161 3847	1011 1 cs_invvn	01c NOT
0 dcd_succ_last_t1&0				
> C167/a	F C3+R 1202	-2161 76	302 4 cs_invvn 0	1c NOT
1958 N675				
>{a} C2738/y	F C3+R 120	2 -2161 76	302 4 cs_nnd2n	14b NAND
0 N675				
> C2738/a	R C3+R 1148	3 -2161 183	108 1 cs_nnd2n	14b NAND
54 last_cycle				
>{b} C2487/y	R C3+R 114	8 -2161 183	3 108 1 cs_nnd2n	05e NAND
0 last_cycle				
> C2487/b	F C3+R 1058	3 -2161 60	42 2 cs_nnd2n ()5e NAND
90 N1587				
> C1952/y	F C3+R 1058	-2161 60	42 2 cs invvn 05	b NOT 0

N1587 > C1952/a	R C3+R 1024 -2161 80 53 2 cs_invvn 05b NOT
34 num_dcd_cyl&0(1) > BOX679/OUT	R C3+R 1024 -2161 80 53 2 IOPAD IOPAD
0 num_dcd_cyl&0(1) > BOX679/IN	R C3+R 1024 -2161 80 53 2 IOPAD IOPAD 0
num_dcd_cyl(1) > num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -2161 80 53 2 Pl 0
	F.O. D. 0000 4004 0000 4011 1 DO 0
· 2·dcd_succ_last_t1 dcd_succ_last_t1	F C3+R 2880 -1881 2362 -1011 1 PO 0
RAT	999 0
> BOX714/OUT	F C3+R 2880 -1881 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	F C3+R 2880 -1881 2362 1011 1 IOPAD IOPAD
	F C3+R 2880 -1881 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	F C3+R 2880 -1881 2362 1011 1 cs_invvn 01c NOT
> C167/y 0 dcd_succ_last_t1&0	1 COTH 2000 -1001 2002 1011 1 00_HWH 0101001
> C167/a	R C3+R 1284 -1881 130 302 4 cs_invvn 01c NOT
1596 N675	
>{a} C2738/y	R C3+R 1284 -1881 130 302 4 cs_nnd2n 14b NAND
> C2738/a	F C3+R 1192 -1881 195 108 1 cs_nnd2n 14b NAND
93 last cycle	
>{b} C2487/v	F C3+R 1192 -1881 195 108 1 cs_nnd2n 05e NAND
0_last_cycle > C2487/b	R C3+R 1077 -1881 110 42 2 cs_nnd2n 05e NAND
115 N1587 > C1952/y	R C3+R 1077 -1881 110 42 2 cs_invvn 05b NOT
0 N1587	
> C1952/a	F C3+R 1016 -1881 80 53 2 cs_invvn 05b NOT 61
num_dcd_cyl&0(1) > BOX679/OUT	F C3+R 1016 -1881 80 53 2 IOPAD IOPAD
0 num_dcd_cyl&0(1) > BOX679/IN	F C3+R 1016 -1881 80 53 2 IOPAD IOPAD 0
num_dcd_cyl(1) > num_dcd_cyl(1) num_dcd_cyl(1)	F C3+R 1016 -1881 80 53 2 PI 0
	F C3+R 2825 -1505 48 31 1 cl_invvn 07c SRL
41 N2054	
Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	- 00 D
> C3011/y	F C3+R 2825 -1505 48 31 1 cs_invvn 07c NOT 0
N2054 > C3011/a	R C3+R 2788 -1505 466 92 3 cs_invvn 07c NOT
37 N73 >{a} C2794/y	R C3+R 2788 -1505 466 92 3 cs_ao12n 03c AOI
0 N73	F C3+R 2547 -1505 115 18 1 cs_ao12n 03c AOI
> C2794/a2 241 N1866	1 00±11 2047 -1000 110 10 105_801211 000 AOI
>{b} C2555/y	F C3+R 2547 -1505 115 18 1 cs_ao12n 03c AOI

0 N1866					
> C2555/b	R C3+R	2438 -1505	3912 1044	1 3 cs_ao12n	03c AOI
109 iu_reset_op_c_t1&0					
>{c} C2393/y	R C3+R	2438 -1505	3912 104	4 3 cs_nnd2n	02c NAND
0 iu_reset_op_c_t1&0		•			
> C2393/a	F C3+R	480 -1505	78 137 3	cs_nnd2n 02	c NAND
1958 gbfonet_6					
> gbfocell_6/y	F C3+R	480 -1505	78 137 3	3 cs_invvn 09c	NOT 0
gbfonet_6					
> gbfocell_6/a	R C3+R	417 -1505	217 43	1 cs_invvn 09	c NOT
64 N2031					
>{d} C2162/y	R C3+R	417 -1505	217 43	1 cs_nnd3n	2c NAND
0 N2031					
> C2162/c	F C3+R	303 -1505	57 49 3	cs_nnd3n 02c	NAND
113 exc_cond_q	_	00.0			
> exc_cond.reg_n.lat_0/l2_out_	n F	C3+R 303	-1505 57	49 3 cl_invv	n 07d SHL
0 exc_cond_q	D 0	0. 400 N		00.44 -1 :	074 001
> exc_cond.reg_n.lat_0/c2	R _. C	3+ 160 N	I/C 60 2	39 14 cl_invvn	U/a SRL
143 slow_mode.c2_4	D	C3+ 160	N/C 60	220 14 ab alk	22 1 LCD
> slow_mode.clockblock_3/c2 0 slow_mode.c2_4	п	C3+ 160	N/C 60	239 14 cb_clk_	JZ_I LUB
U 310W_HI0UE.U2_4					

> measure

The model <IDCDSUC> has: Primary Inputs **Primary Outputs** 73 **Primary BIDIs** -11 11 0 Signals 1148 Gate Count 927 Connections 1764 Master REG Bits 83 Slave REG Bits 83 Internal Area 4461 External Area 0 Gates/Connects 0.525510 **Fanout Count** 1764. Average Fanout 1.536585 Avg Tech Box Size = 4.812298 Tech Box Size Stddev = 0.010650 Power 0.000000

Real signals = 773 Real boxes = 552 Real connections = 1389 Real LSTs = 2162

R-E-A-LS-T-A-T-I-S-T-I-C-S***

 Real LSTs
 =
 2162

 Real ICells/box
 =
 8.081522

 Real LSTs/box
 =
 3.916667

 Real nets/box
 =
 1.400362

Cell Total Each Cell

Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power

```
AOI
                                                        0
                                                           0.000
                                                                   42
                                                                         0
                                                                             0.000
                                03c
                                                   6
7
     cs_ao22n03c
                                      >
                                                   4
                                                                   20
                                                                         0
                                                                             0.000
                                                        0
                                                           0.000
     cs_ao12n03c
                                03c
                                            aoi
5
     cs_ao22n10c
                                10c
                                            AOI
                                                  18
                                                        0
                                                           0.000
                                                                    18
                                                                          0
                                                                             0.000
 1
                                        BRKPT
                                                   0
                                                           0.000
                                                                    0
                                                                        0
                                                                            0.000
                                                       0
      BRKPT
                                   >
180
                                                          0.000
                                                                   0
                                                                       0
                                                                           0.000
      IOPAD
                                   >
                                        IOPAD
                                                  0
                                                      0
195
                                                              0.000
                                                                      492
                                                      3
                                                                             0
                                                                               0.000
                                 02c
                                       >
                                            NAND
                                                           0
      cs nnd2n02c
164
                                                                      8
                                                                              0.000
                                           NAND
                                                     8
                                                         0
                                                             0.000
                                                                          0
     cs nnd2n10c
                                10c
                                      >
1
                                            NAND
                                                     4
                                                          0
                                                             0.000
                                                                      96
                                                                            0
                                                                              0.000
                                02c
                                      >
24
      cs_nnd3n02c
                                           NAND
                                                     4
                                                         0
                                                             0.000
                                                                      8
                                                                          0
                                                                              0.000
                                05c
2
     cs nnd2n05c
                                      >
                                                                     30
                                                                           0
                                                                              0.000
                                                     5
                                                          0
                                                             0.000
                                03c
                                           NAND
6
     cs_nnd4n03c
                                      >
                                                          0
                                                             0.000
                                                                      30
                                                                           0
                                                                              0.000
 2
                                13c
                                           NAND
                                                    15
     cs_nnd2n13c
                                      >
                                                                              0.000
                                                         0
                                                             0.000
                                                                      9
                                                                          0
                                04c
                                           NAND
                                                     3
 3
     cs nnd2n04c
                                      >
                                                                           0
                                                                              0.000
                                07c
                                           NAND
                                                     6
                                                          0
                                                             0.000
                                                                     12
 2
                                      >
     cs_nnd3n07c
                                                          0
                                                             0.000
                                                                           0
                                                                              0.000
                                05e
                                           NAND
                                                     4
                                                                      4
 1
     cs_nnd2n05e
                                      >
                                                                          0
                                                                              0.000
                                                             0.000
                                                                      9
                                           NAND
                                                     3
                                                          0
 3
     cs_nnd2n03c
                                03c
                                      >
                                                                     20
                                                                           0
                                                                              0.000
                                           NAND
                                                     4
                                                          0
                                                             0.000
 5
     cs_nnd2n07c
                                07c
                                      >
                                                                      24
                                                                            0
                                                                               0.000
                                           NAND
                                                    12
                                                          0
                                                              0.000
 2
                                12c
     cs nnd2n12c
                                      >
                                                                      20
                                                                               0.000
                                                          0
                                                              0.000
                                                                            0
                                14b
                                           NAND
                                                    20
 1
     cs_nnd2n14b
                                      >
                                                                            0
                                                                               0.000
                                12c
                                           NAND
                                                    22
                                                          0
                                                              0.000
                                                                      22
                                      >
 1
     cs_nnd3n12c
                                                                            0
                                                                               0.000
                                           NAND
                                                    19
                                                          0
                                                              0.000
                                                                      38
 2
                                14c
      cs nnd2n14c
                                      >
                                                                            0
                                                                               0.000
                                           NAND
                                                          0
                                                              0.000
                                                                      16
 1
     cs_nnd4n09c
                                09c
                                      >
                                                    16
                                                          0
                                                              0.000
                                                                      11
                                                                            0
                                                                               0.000
                                11c
                                      >
                                           NAND
                                                    11
 1
      cs_nnd2n11c
                                                     4
                                                             0.000
                                                                      4
                                                                           0
                                                                              0.000
                                06c
                                           NAND
                                                          0
      cs nnd2n06c
                                      >
 1
                                                    12
                                                          0
                                                              0.000
                                                                      12
                                                                            0
                                                                              0.000
                                09c
                                           NAND
      cs nnd3n09c
                                      >
 1
                                            NOR
                                                         0
                                                            0.000
                                                                     30
                                                                          0
                                                                              0.000
                                02c
                                      >
                                                    3
10
      cs_nor2n02c
                                            NOR
                                                        0
                                                            0.000
                                                                     4
                                                                         0
                                                                             0.000
                                03c
                                                    4
 1
      cs_nor3n03c
                                      >
                                                   12
                                                                     12
                                                                          0
                                                                              0.000
                                            NOR
                                                         0
                                                            0.000
                                12c
 1
      cs nor2n12c
                                      >
                                                                          0 -
                                                                             0.000
                                           NOR
                                                    3
                                                        0
                                                            0.000
                                                                     3
                                04c
                                      >
 1
      cs nor2n04c
                                                   ຼ12
                                                                     12
                                                                              0.000
                                            NOR
                                                         0
                                                             0.000
                                                                          0
                                10c
 1
      cs nor3n10c
                                      >
                                                        0
                                                                     7
                                                                          0
                                                                             0.000
                                            ÑOR
                                                    7
                                                            0.000
                                08c
                                      >
 1
      cs nor2n08c
                                                    2
                                                                    180
                                                                              0.000
                                            NOT
                                                        0
                                                            0.000
                                                                          0
                                01c
                                      >
90
      cs invvn01c
                                                                             0.000
                                           NOT
                                                   6
                                                        0
                                                           0.000
                                                                    24
                                                                         0
 4
      cs invvn11c
                               11c
                                     >
                                                                             0.000
                                                        0
                                                           0.000
                                                                    20
                                                                         0
                                           NOT
                                                   4
 5
      cs invvn10c
                               10c
                                     >
                                                                              0.000
                                                    6
                                                        0
                                                            0.000
                                                                    126
                                                                          0
21
      cs_invvn12c
                                12c
                                      >
                                            NOT
                                                                          0
                                                                             0.000
                                                   4
                                                        0
                                                           0.000
                                                                    28
 7
      cs_invvn09c
                               09c
                                     >
                                           NOT
                                                    2
                                                                          0
                                                                             0.000
29
      cs invvn07c
                                07c
                                      >
                                            NOT
                                                        0
                                                            0.000
                                                                    58
                                           NOT
                                                   10
                                                        0
                                                            0.000
                                                                    40
                                                                          0
                                                                             0.000
 4
                               15c
                                     >
      cs_invvn15c
                                           NOT
                                                   2
                                                        0
                                                           0.000
                                                                    18
                                                                          0
                                                                             0.000
 9
                               06c
                                     >
      cs_invvn06c
                                                                             0.000
                                                    2
                                                            0.000
                                                                    24
                                                                          0
                                05c
                                      >
                                            NOT
                                                        0
12
      cs_invvn05c
                                                                    32
                               13c
                                           NOT
                                                   8
                                                        0
                                                           0.000
                                                                          0
                                                                             0.000
 4
      cs invvn13c
                                     >
                                           NOT
                                                   2
                                                        0
                                                            0.000
                                                                    2
                                                                         0
                                                                             0.000
                               05b
 1
      cs invvn05b
                                     >
                                                   4
                                                        0
                                                           0.000
                                                                    12
                                                                         0
                                                                             0.000
                               08c
                                     >
                                           NOT
 3
      cs invvn08c
                                           NOT
                                                   2
                                                        0
                                                           0.000
                                                                    12
                                                                          0
                                                                             0.000
                               02c
                                     >
 6
      cs invvn02c
                                                        0
                                                           0:000
                                                                    8
                                                                         0 -
                                                                            0:000
                                           NOT
                                                   8
                               14c
                                     >
 1
      cs invvn14c
                                                   2
                                                                             0.000
                                                        0
                                                           0.000
                                                                    10
                                                                          0
                               04c
                                     >
                                           NOT
 5
      cs_invvn04c
                                                   20
                                                        0
                                                            0.000
                                                                    20
                                                                          0
                                                                             0.000
                               18c
                                           NOT
      cs invvn18c
                                     >
 1
                                                                    42
                                                                             0.000
                               16c
                                           NOT
                                                   14
                                                        0
                                                            0.000
                                                                          0
 3
      cs invvn16c
                                     >
                               19c
                                           NOT
                                                   25
                                                        0
                                                            0.000
                                                                    25
                                                                          0
                                                                             0.000
                                     >
 1
      cs_invvn19c
                                04c
                                            OAI
                                                   5
                                                        0
                                                            0.000
                                                                    5
                                                                         0
                                                                             0.000
                                      >
 1
      cs_oa21n04c
                                                                    6
                                                                             0.000
                                                            0.000
                                                                         0
                                03c
                                            OAI
                                                   6
                                                        0
 1
      cs_oa22n03c
                                      >
                                                                              0.000
                                            OAI
                                                   14
                                                         0
                                                            0.000
                                                                    14
                                                                          0
 1
      cs_oa21n10c
                                10c
                                      >
                                                                              0.000
                                                   25
                                                         0
                                                            0.000
                                                                    550
                                                                           0
22
                               07c
                                           REG
      cl invvn07c
                                     >
                                                                              0.000
                                                            0.000
                                                                    750
                                                                           0
                               07d
                                      >
                                            REG
                                                   25
                                                         0
 30
      cl_invvn07d
                                07c
                                            REG
                                                    26
                                                          0
                                                             0.000
                                                                     468
                                                                            0
                                                                               0.000
 18
      cl nnd2n07c
                                      >
                                                             0.000
                                                                    264
                                                                           0
                                                                               0.000
                                            REG
                                                   33
                                                         0
      cl_ao22n07c
                                07c
```

```
2
   cl_nnd3n07c
                        07c
                                  REG
                                        29
                                             0.000
                                                      58
                                                           0.000
   cl_nor2n06c
1
                        06c
                                  REG
                                                0.000
                             >
                                        26
                                             0
                                                      26
                                                           0.000
   cl_ao21n07c
1
                        07c
                                  REG
                                        30
                                             0
                                                0.000
                                                       30
                                                           0
                                                              0.000
1
   cl_oa21n07c
                        07c
                                  REG
                                        30
                                             0
                                                0.000
                                                       30
                                                           0
                                                              0.000
1
   cb_mode_block
                             > SEQUENTIAL
                                             70
                                                  0.000
                                                           70
                                                                0.000
6
   cb_clk_32_1
                            > SEQUENTIAL 80
                                                0 0.000 480
                                                              0.000
1
   cs_xbn2n01b
                         01b
                                  XNOR
                                          8
                                              0.000
                                                        8
                              >
                                                            0.000
   cs_xbo2n01d
                         01d
                                   XOR
                                             0.000
                                                       8
                                                           0
                                                             0.000
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

# O1		
Levels	Outp	ut
0	1	*
1	55	50* plus *****
2	1	*
3	8	*****
4	1	*
10	3	***
11	1	*
12	3	***

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
 2
       20
 3
        1
 4
        5
 5
        3.
 6
        10
 7
        3
 9
        1
 10
         6
 12
         1
        2
 13
         4
 14
 15
        10
 16
        3
17
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
      945
             900* plus *
 1
      101
             100* plus *
 2
 3
       41
 4
       16
 5
       8
 6
       11
 7
       2
 8
        4
        3
 13
 14
        16
 15
        1
[End of measure]
[measure]: Execution time was 0.7 seconds.
      > traceset {repower_paths HOWMANY}
[traceset]: trace string = repower_paths HOWMANY
[tracing]: set trace variable repower_paths to 20
      > tc_parm MARGIN(10000000)
      > repower_paths FUZZY(0.02)
initial slack is -2161
after repower paths slack is -1993
      > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.
[ET-0019]: <End....New Endpoint Report.
Sun Apr 18 21:59:01 1999
Part: IDCDSUC
                                      EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                   Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                Max. Endpoints: 3
Sort Field: Slack
                        Abbreviation Comparison/Description
 Cause of Slack
                         SlkCont
                                    Slack due to a point downstream on path
 Slack Continuation
                          RAT
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                                         ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
                          ClkGSet
ARRIVAL TIME + ADJUST )
                                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                         CIKGHId
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                           CIKTPW
                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
TRAILING EDGE)
                               ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                     Setup
ADJUST)
                              ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 Hold
                    Hold
ADJUST )
                                   ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                        EndOfC
 EndOfCycle
ADJUST)
                                     ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                         CIkPW
 ClockPulseWidth
```

TRAILING EDGE) ClockSeparation ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST) ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST) Arrival Time Limiting **ATLimit** Slack discontinuity due to failed test Num/ LimitedAT/ Delay/ Failed Test/ Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adj NetName 1 dcd_succ_last_t1 R C3+R 2992 -1993 3847 1011 1 PO 0 dcd_succ_last_t1 RAT 999 ----> BOX714/OUT R C3+R 2992 -1993 3847 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1 ----> BOX714/IN R C3+R 2992 -1993 3847 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1&0 ----> C167/v RC3+R 2992 -1993 3847 1011 1 cs_invvn 01c NOT 0 dcd_succ_last_t1&0 ----> C167/a FC3+R 1130 -1993 55 139 4 cs_invvn 01c NOT 1862 N675 ---->{a} C2738/y FC3+R 1130 -1993 55 139 4 cs nnd2n 14b NAND 0 N675 ----> C2738/b R C3+R 1099 -1993 90 159 3 cs_nnd2n 14b NAND 31 N1692 ---->{b} C2725rwr/y R C3+R 1099 -1993 90 159 3 cs_nnd2n 14c NAND 0 N1692 ----> C2725rwr/a FC3+R 1050 -1993 93 168 2 cs_nnd2n 14c NAND 49 N1479 ---->{c} C2721rwr/y FC3+R 1050 -1993 93 168 2 cs nnd3n 12c NAND 0 N1479 ----> C2721rwr/c R C3+R 95 2 cs_nnd3n 12c NAND 990 -1993 179 59 N1497 ---->{d} C2709rwr/y R C3+R 990 -1993 179 95 2 cs_nor3n 10c NOR ** 0 N1497 ----> C2709rwr/b FC3+R 899 -1993 49 52 1 cs_nor3n 10c NOR 92 N1986 ---->{e} C2677rwr_0/y FC3+R 899 -1993 49 52 1 cs_nnd2n 12c NAND 0 N1986 ----> C2677rwr_0/b R C3+R 872 -1993 74 88 2 cs_nnd2n 12c NAND 27 N1094 ---->{f} C2909/y R C3+R 872 -1993 74 88 2 cs_nnd2n 14c NAND 0 N1094 ----> C2909/a F C3+R 835 -1993 80 108 1 cs nnd2n 14c NAND 37 dcd_mcr41_blk&0 ----> BOX615/OUT FC3+R 835 -1993 80 108 1 IOPAD **IOPAD** 0 dcd_mcr41 blk&0 ----> BOX615/IN FC3+R 835 -1993 80 108 1 IOPAD IOPAD 0 dcd mcr41 blk ----> dcd mcr41 blk FC3+R 835 -1993 80 108 1 PI dcd_mcr41_blk

F C3+R 2575 -1576 2362 1011 1 PO	0
999 0 F C3+R 2575 -1576 2362 1011 1 IOPAD IOPA	AD
F C3+R 2575 -1576 2362 1011 1 IOPAD IOPAI)
F C3+R 2575 -1576 2362 1011 1 cs_invvn 01c NOT	
R C3+R 1139 -1576 93 139 4 cs_invvn 01c NOT	
R C3+R 1139 -1576 93 139 4 cs_nnd2n 14b NAN	D
F C3+R 1087 -1576 63 159 3 cs_nnd2n 14b NANI)
F C3+R 1087 -1576 63 159 3 cs_nnd2n 14c NAI	ND
R C3+R 1045 -1576 135 168 2 cs_nnd2n 14c NA	ND
R C3+R 1045 -1576 135 168 2 cs_nnd3n 12c NA	ND
F C3+R 963 -1576 89 95 2 cs_nnd3n 12c NANE)
F C3+R 963 -1576 89 95 2 cs_nor3n 10c NOR	•
R C3+R 915 -1576 73 52 1 cs_nor3n 10c NOR	
R C3+R 915 -1576 73 52 1 cs_nnd2n 12c NA	ND
F C3+R 877 -1576 50 88 2 cs_nnd2n 12c NAN	ID .
F C3+R 877 -1576 50 88 2 cs_nnd2n 14c NAND	
R C3+R 850 -1576 80 108 1 cs_nnd2n 14c NANE)
R C3+R 850 -1576 80 108 1 IOPAD IOPAI)
R C3+R 850 -1576 80 108 1 IOPAD IOPAD	· 0
R C3+R 850 -1576 80 108 1 PI 0	

2825 -1505 48 31 1 cl_invvn 07c SRL FC3+R 3 local_milli_t2.reg_n.lat_0/a 41 N2054 60 238 14 cl_invvn 07c F C3-160 Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4 48 31 1 cs_invvn 07c NOT 0 FC3+R 2825 -1505 ----> C3011/y N2054 466 92 3 cs_invvn 07c NOT 2788 -1505 ----> C3011/a R C3+R 37 N73 466 92 3 cs_ao12n 03c AOI RC3+R 2788 -1505 ---->{a} C2794/v 0 N73 ----> C2794/a2 FC3+R 2547 -1505 115 18 1 cs_ao12n 03c AOI 241 N1866

2 dcd succ_last_t1

dcd_succ_last_t1

---> C167/y

---> C167/a 1436 N675 --->{a} C2738/y

---> C2738/b 52 N1692

---->{b} C2725rwr/y

----> C2725rwr/a

---->{c} C2721rwr/y

---> C2721rwr/c

---->{d} C2709rwr/y

----> C2709rwr/b

---->{e} C2677rwr_0/y

----> C2677rwr_0/b

---> BOX615/IN dcd mcr41_blk

----> dcd_mcr41_blk dcd_mcr41_blk

0 N675

0 N1692

42 N1479

0 N1479

82 N1497

0 N1497

49 N1986

0 N1986

37 N1094
---->{f} C2909/y
0 N1094
----> C2909/a
27 dcd_mcr41_blk&0
---> BOX615/OUT
0 dcd_mcr41_blk&0

----> BOX714/OUT 0 dcd_succ_last_t1 ----> BOX714/IN 0 dcd_succ_last_t1&0

0 dcd_succ_last_t1&0

RAT

>{b} C2555/y	FC3+R	2547 -1505	115 18 1	cs_ao12n 03c	AOI
0 N1866					
> C2555/b	R C3+R	2438 -1505	3912 1044	3 cs_ao12n 03	3c AOI
109 iu_reset_op_c_t1&0					
>{c} C2393/y	R C3+R	2438 -1505	3912 1044	3 cs_nnd2n 0	2c NAND
0 iu_reset_op_c_t1&0		•	•		
> C2393/a	FC3+R	480 -1505	78 137 3 c	s_nnd2n 02c l	NAND
1958 gbfonet_6					
> gbfocell_6/y	F C3+R	480 -1505	78 137 3 (cs_invvn 09c N	1OT 0
gbfonet_6					
> gbfocell_6/a	R C3+R	417 -1505	217 43 1	cs_invvn 09c l	TOV
64 N2031				,	
>{d} C2162/y	R C3+R	417 -1505	217 43 1	cs_nnd3n 02c	NAND
0 N2031	_				
> C2162/c	F C3+R	303 -1505	57 49 3 cs	s_nnd3n 02c N	IAND
113 exc_cond_q	_				
> exc_cond.reg_n.lat_0/l2_out_	n F	C3+R 303	-1505 57	49 3 cl_invvn	07d SRL
0 exc_cond_q					
> exc_cond.reg_n.lat_0/c2	R C	3+ 160 N	I/C 60 239	9 14 cl_invvn 0	7d SRL
143 slow_mode.c2_4	_				- -
> slow_mode.clockblock_3/c2	R	C3+ 160	N/C 60 2	239 14 cb_clk_32	2_1 LCB
0 slow_mode.c2_4					-

> measure

The model <IDCDSUC> has: **Primary Inputs** 122 **Primary Outputs** 73 **Primary BIDIs** 0 Signals . 1148 Gate Count 927 Connections 1764 Master REG Bits 83 Slave REG Bits 83 Internal Area 4533 External Area 0 Gates/Connects 0.5255.10 **Fanout Count** 1764 Average Fanout 1.536585 Avg Tech Box Size = 4.889968 Tech Box Size Stddev = 0.010696 Power 0.000000

R-E-A-LS-T-A-T-I-S-T-I-C-S***

Real signals = 773

Real boxes = 552

Real connections = 1389

Real LSTs = 2162

Real ICells/box = 8.211957

Real LSTs/box = 3.916667

Real nets/box = 1.400362

Cell Total Each Cell

Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power

```
42
                                                                             0.000
                                            AOI
                                                   6
                                                        0
                                                           0.000
                                                                         0
     cs_ao22n03c
                                03c
                                      >
7
                                                                    16
                                                                         0
                                                                             0.000
                                                   4
                                                        0
                                                           0.000
                                03c
                                      >
                                            AOI
     cs_ao12n03c
 4
                                            AOI
                                                   18
                                                        0
                                                            0.000
                                                                    18
                                                                          0
                                                                             0.000
                                10c
     cs_ao22n10c
                                      >
1
                                                           0.000
                                                                    4
                                                                         0
                                                                            0.000
                                            AOI
                                                   4
                                                        0
     cs_ao12n04c
                                04c
 1
                                                                    0
                                                                            0.000
                                        BRKPT
                                                   0
                                                        0
                                                           0.000
                                                                        0
      BRKPT
                                    >
180
                                                                       0
                                                                           0.000
                                                       0
                                                          0.000
                                                                   0
                                        IOPAD
                                                  0
      IOPAD
                                   >
195
                                                                      492
                                                                                0.000
                                                              0.000
                                                                             0
                                 02c
                                             NAND
                                                      3
                                                           0
      cs_nnd2n02c
                                       >
164
                                                                              0.000
                                           NAND
                                                     8
                                                          0
                                                             0.000
                                                                      8
                                                                           0
                                10c
                                      >
1
     cs nnd2n10c
                                                                            0.000
                                            NAND
                                                          0
                                                             0.000
                                                                      96
                                                     4
                                02c
                                      >
24
      cs_nnd3n02c
                                                                              0.000
                                                          0
                                                                      8
                                                                           0
                                           NAND
                                                     4
                                                             0.000
2
                                05c
                                      >
     cs_nnd2n05c
                                                             0.000
                                                                     25
                                                                           0
                                                                              0.000
                                           NAND
                                                     5
                                                          0
                                03c
 5
     cs nnd4n03c
                                      >
                                                                            0
                                                                              0.000
                                                          0
                                                              0.000
                                                                      15
                                13c
                                           NAND
                                                     15
     cs_nnd2n13c
                                      >
 1
                                                                              0.000
                                           NAND
                                                     3
                                                          0
                                                             0.000
                                                                      9
                                                                           0
                                04c
                                      >
 3
     cs_nnd2n04c
                                           NAND
                                                     6
                                                          0
                                                             0.000
                                                                      6
                                                                           0
                                                                              0.000
                                07c
 1
     cs nnd3n07c
                                      >
                                                                               0.000
                                                              0.000
                                                                      19
                                                                            0
                                                     19
                                                          0
                                            NAND
 1
     cs_nnd2n14e
                                14e
                                      >
                                                                              0.000
                                                          0
                                                             0.000
                                                                      6
                                                                           0
                                03c
                                           NAND
                                                     3
 2
      cs_nnd2n03c
                                      >
                                                                               0.000
                                                     4
                                                             0.000
                                                                      12
                                                                           0
                                            NAND
                                                          0
 3
     cs nnd2n07c
                                07c
                                      >
                                                                               0.000
                                                                      22
                                                                            0
                                                          0
                                                              0.000
 2
                                11c
                                      >
                                            NAND
                                                     11
      cs_nnd2n11c
                                                                               0.000
                                                           0
                                                              0.000
                                                                      20
                                                                            0
                                14b
                                            NAND
                                                     20
                                      >
 1
      cs_nnd2n14b
                                                                               0.000
                                                              0.000
                                                                      22
                                                                            0
                                            NAND
                                                     22
                                                          0
      cs nnd3n12c
                                12c
                                      >
 1
                                                                              0.000
                                                                           0
                                06c
                                            NAND
                                                     8
                                                          0
                                                             0.000
                                                                      8
      cs_nnd4n06c
                                      >
 1
                                                                            0
                                                                                0.000
                                            NAND
                                                     19
                                                          0
                                                              0.000
                                                                      114
                                14c
                                      >
 6
      cs_nnd2n14c
                                                                               0.000
                                            NAND
                                                     20
                                                          0
                                                              0.000
                                                                      20
                                                                            0
                                10c
                                      >
      cs_nnd4n10c
 1
                                                                              0.000
                                06c
                                            NAND
                                                     4
                                                          0
                                                             0.000
                                                                      4
                                                                           0
                                      >
      cs_nnd2n06c
 1
                                05c
                                            NAND
                                                     6
                                                          0
                                                             0.000
                                                                      6
                                                                           0
                                                                              0.000
                                      >
 1
      cs_nnd3n05c
                                            NAND
                                                     12
                                                          0
                                                              0.000
                                                                      12
                                                                            0
                                                                               0.000
                                12c
      cs nnd2n12c
                                      >
 1
                                                     12
                                                              0.000
                                                                      .12
                                                                            0
                                                                               0.000
                                10c
                                            NAND
                                                           0
      cs_nnd3n10c
                                      >
 1
                                            NOR
                                                     3
                                                         0
                                                             0.000
                                                                     30
                                                                           0
                                                                              0.000
                                02c
 10
      cs_nor2n02c
                                       >
                                                    4
                                                            0.000
                                                                     4
                                                                          0
                                                                             0.000
                                            NOR
                                                         0
      cs nor3n03c
                                03c
                                      >
 1
                                                         0
                                                                     12
                                                                           0
                                                                              0.000
                                                    12
                                                             0.000
                                12c
                                            NOR
      cs nor2n12c
                                      >
 1
                                                                          0
                                                                             0.000
                                            NOR
                                                    3
                                                         0
                                                            0.000
                                                                     3
                                04c
                                      > .
 1
      cs_nor2n04c
                                                                     12
                                                                           0
                                                                              0.000
                                                    12
                                                         0
                                                             0.000
                                            NOR
 1
      cs_nor3n10c
                                10c
                                      >
                                                                     7
                                                                             0.000
                                                            0.000
                                                                          0
      cs_nor2n09c
                                                    7
                                                         0
                                09c
                                            NOR
 1
                                      >
                                                                    178
                                                                              0.000
                                                    2
                                                         0
                                                            0.000
                                                                           0
                                            NOT
89
      cs_invvn01c
                                01c
                                      >
                                                                             0.000
                                                        0
                                                            0.000
                                                                    24
                                                                          0
                                           NOT
                                                    6
 4
      cs invvn11c
                               11c
                                      >
                                                                             0.000
                                                                    24
                                                                          0
                               10c
                                           NOT
                                                    4
                                                        0
                                                            0.000
 6
      cs invvn10c
                                      >
                                                                              0.000
                                12c
                                            NOT
                                                    6
                                                         0
                                                            0.000
                                                                    132
                                                                           0
22
                                      >
      cs_invvn12c
                                                                          0
                                                                             0.000
                                           NOT
                                                    4
                                                        0
                                                            0.000
                                                                    28
 7
      cs invvn09c
                               09c
                                      >
                                                    2
                                                            0.000
                                                                    56
                                                                          0
                                                                              0.000
                                                         0
 28
      cs_invvn07c
                                07c
                                      >
                                            NOT
                                                                              0.000
                                                   10
                                                         0
                                                            0.000
                                                                     40
                                                                           0
                                15c
                                            NOT
      cs_invvn15c
 4
                                      >
                                                                              0.000
                                                    2
                                                         0
                                                            0.000
                                                                    22
                                                                           0
                                06c
                                            NOT
 11
      cs invvn06c
                                      >
                                                    2
                                                                              0.000
                                                            0.000
                                                                    24
                                                                           0
                                05c
                                            NOT
                                                         0
      cs invvn05c
                                      >
 12
                                13c
                                            NOT
                                                    8
                                                        0
                                                            0.000
                                                                    40
                                                                          0
                                                                             0.000
      cs_invvn13c
 5
                                      >
                                                                              0.000
                                            NOT
                                                   10
                                                         0
                                                            0.000
                                                                     10
                                                                           0
      cs invvn14b
                                14b
                                      >
 1
                                                                             0.000
      cs_invvn08c
                                                        0
                                                            0.000
                                                                    16
                                                                          0
                               08c
                                            NOT
                                                    4
                                      >
 4
                                                    2
                                                        0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
                                            NOT
                               02c
                                      >
 6
      cs_invvn02c
                                                        0
                                                                     8
                                                                         0
                                                                             0.000
                                                            0.000
                                14c
                                      >
                                            NOT
                                                    8
 1
      cs invvn14c
                                                                             0.000
                                                                     6
                                                                         0
                                04c
                                      >
                                            NOT
                                                    2
                                                        0
                                                            0.000
 3
      cs_invvn04c
                                            NOT
                                                   25
                                                         0
                                                            0.000
                                                                     25
                                                                           0
                                                                              0.000
                                19c
 1
      cs_invvn19c
                                      >
                                                            0.000
                                                                     28
                                                                           0
                                                                              0.000
                                            NOT
                                                   14
                                                         0
                                16c
 2
      cs_invvn16c
                                      >
                                                                     28
                                                                           0
                                                                              0.000
                                 10c
                                             OAI
                                                         0
                                                             0.000
 2
                                       >
                                                   14
      cs oa21n10c
                                                                          0
                                                                             0.000
                                                    6
                                                         0
                                                            0.000
                                                                     6
                                             OAI
 1
      cs oa22n03c
                                 03c
                                       >
                                                                    550
                                                                           0
                                                                              0.000
                                                   25
                                                             0.000
 22
      cl_invvn07c
                                07c
                                            REG
                                                         0
                                      >
                                                         0
                                                             0.000
                                                                    750
                                                                           0
                                                                               0.000
                                07d
                                            REG
                                                   25
       cl_invvn07d
 30
                                      >
```

```
18
    cl_nnd2n07c
                          07c
                                     REG
                                          26
                                                  0.000 468
                                                0
                                                               0.000
    cl_ao22n07c
8
                          07c
                               >
                                    REG
                                           33
                                                0
                                                   0.000
                                                         264
                                                               0.000
2
    cl_nnd3n07c
                          07c
                               >
                                    REG
                                          29
                                               0
                                                  0.000
                                                         58
                                                              0.000
1
    cl_nor2n06c
                          06c
                               >
                                    REG
                                          26
                                               0
                                                  0.000
                                                         26
                                                              0
                                                                 0.000
1
    cl_ao21n07c
                          07c
                                    REG
                                          30
                                               0
                                                   0.000
                                                          30
                                                              0
                                                                 0.000
1
    cl_oa21n07c
                          07c
                                    REG
                                          30
                                               0
                                                   0.000
                                                         30
                                                              0
                                                                 0.000
1
    cb_mode_block
                               > SEQUENTIAL
                                               70
                                                    0.000
                                                                   0.000
                                                              70
    cb_clk_32_1
6
                              > SEQUENTIAL
                                             80
                                                  0 0.000 480
                                                                 0.000
1
    cs_xbn2n01b
                          01b
                                    XNOR
                                            8
                                                0
                                                   0.000
                                                           8
                                                               0.000
                                >
    cs_xbo2n01d
                          01d
                                     XOR
                                                0.000
                                                          8
                                            8
                                                              0
                                                                 0.000
```

of Levels Output 1 1 55 50* plus ***** 2 1 3 8 4 1 10 11 1 12 3

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
       20
 3
        1
 4
        5
 5
        3
 6
       10
 7
        3
 9
        1
 10
        6
 12
        1
        2
 13
 14
        4
 15
        10
 16
        3
 17
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

# (of	
Fanou	ıt Ne	ts
		•
1	945	900* plus ************************************
2	101	100* plus *
3	41	*******
4	16	********
5	8	*****
6	11	******
7	2	**
8	4	***
13	3	***
14	16	********
15	1	*
		•

[End of measure]

[measure]: Execution time was 0.6 seconds. > measure

```
The model <IDCDSUC> has:
                             122
Primary Inputs
                               73
Primary Outputs
                              0
Primary BIDIs
                          1148
Signals
                             927
Gate Count
                             1764
Connections
Master REG Bits
                               83
                               83
 Slave REG Bits
                            4533
Internal Area
 External Area
                              0
                            0.525510
 Gates/Connects
 Fanout Count
                             1764
 Average Fanout
                            1.536585
                             4.889968
 Avg Tech Box Size =
                              0.010696
 Tech Box Size Stddev =
 Power
                        0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
```

773 Real signals 552 Real boxes Real connections 1389 2162 Real LSTs 8.211957 Real ICells/box 3.916667 Real LSTs/box 1.400362 Real nets/box Cell **Total**

Each Type C	Cell Cnt Boxname	Power	r Level	Func	ction	Int	Ext	Power	Int	Ext	Power
7	cs_ao22n03c	03c	>	AOI	6	0	0.000	42	0	0.000	
	cs ao12n03c	03c	>	AOI	4	0	0.000	16	0	0.000	
	cs_ao22n10c	10c	>	AOI	18	0	0.000	18	0	0.000	

```
cs_ao12n04c
 1
                               04c
                                            AOI
                                      >
                                                  4
                                                       0
                                                          0.000
                                                                   4
                                                                        0
                                                                           0.000
180
      BRKPT
                                                  0
                                                                       0
                                   >
                                        BRKPT
                                                       0
                                                          0.000
                                                                   0
                                                                           0.000
195
      IOPAD
                                   >
                                       IOPAD
                                                 0
                                                      0
                                                         0.000
                                                                  0
                                                                      0
                                                                          0.000
164
      cs_nnd2n02c
                                 02c
                                            NAND
                                                     3
                                                          0
                                                             0.000
                                                                     492
                                                                           0
                                                                               0.000
                                       >
                                                            0.000
 1
     cs_nnd2n10c
                                10c
                                      >
                                           NAND
                                                    8
                                                         0
                                                                     8
                                                                            0.000
24
      cs_nnd3n02c
                                02c
                                           NAND
                                                     4
                                                         0
                                                             0.000
                                                                     96
                                                                          0
                                                                              0.000
                                      >
 2
     cs_nnd2n05c
                               05c
                                                    4
                                           NAND
                                                         0
                                                            0.000
                                                                     8
                                                                         0
                                                                            0.000
                                      >
 5
     cs_nnd4n03c
                               03c
                                           NAND
                                                    5
                                                         0
                                                            0.000
                                                                    25
                                                                             0.000
                                      >
                                                                          0
 1
     cs nnd2n13c
                               13c
                                           NAND
                                                         0
                                                            0.000
                                      >
                                                    15
                                                                     15
                                                                          0
                                                                              0.000
 3
     cs_nnd2n04c
                               04c
                                           NAND
                                                    3
                                      >
                                                         0
                                                            0.000
                                                                     9
                                                                         0
                                                                            0.000
     cs nnd3n07c
                               07c
                                           NAND
                                                            0.000
 1
                                      >
                                                    6
                                                         0
                                                                     6
                                                                         0
                                                                            0.000
 1
     cs_nnd2n14e
                                14e
                                      >
                                           NAND
                                                    19
                                                         0
                                                             0.000
                                                                     19
                                                                           0
                                                                             0.000
 2
     cs_nnd2n03c
                               03c
                                      >
                                           NAND
                                                    3
                                                         0
                                                            0.000
                                                                     6
                                                                         0
                                                                            0.000
 3
     cs_nnd2n07c
                               07c
                                      >
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
 2
     cs_nnd2n11c
                               11c
                                      >
                                           NAND
                                                         0
                                                             0.000
                                                                     22
                                                                          0
                                                                              0.000
                                                    11
 1
     cs nnd2n14b
                                14b
                                           NAND
                                                    20
                                                         0
                                                             0.000
                                                                     20
                                                                           0
                                                                              0.000
                                      >
 1
     cs_nnd3n12c
                               12c
                                           NAND
                                                    22
                                                         0
                                                             0.000
                                                                     22
                                      >
                                                                          0
                                                                              0.000
 1
     cs_nnd4n06c
                               06c
                                           NAND
                                                         0
                                      >
                                                    8
                                                            0.000
                                                                     8
                                                                         0
                                                                            0.000
 6
     cs nnd2n14c
                               14c
                                           NAND
                                                    19
                                                             0.000
                                      >
                                                         0
                                                                    114
                                                                           0
                                                                              0.000
     cs nnd4n10c
                               10c
                                           NAND
                                                             0.000
                                                                     20
 1
                                                   20
                                                         0
                                                                              0.000
                                      >
                                                                          0
 1
     cs nnd2n06c
                               06c
                                           NAND
                                      >
                                                    4
                                                         0
                                                            0.000
                                                                     4
                                                                         0
                                                                            0.000
     cs nnd3n05c
                               05c
                                           NAND
                                                    6
                                                            0.000
 1
                                      >
                                                         0
                                                                     6
                                                                         0
                                                                            0.000
     cs_nnd2n12c
                               12c
                                           NAND
                                                    12
                                                         0
                                                            0.000
                                                                          0
 1
                                      >
                                                                     12
                                                                              0.000
     cs_nnd3n10c
 1
                               10c
                                      >
                                           NAND
                                                   12
                                                         0
                                                            0.000
                                                                     12
                                                                          0
                                                                              0.000
10
      cs nor2n02c
                               02c
                                           NOR
                                                        0
                                                           0.000
                                                                    30
                                                                         0
                                      >
                                                   3
                                                                            0.000
 1
     cs_nor3n03c
                               03c
                                           NOR
                                                   4
                                                        0
                                                           0.000
                                                                        0
                                                                           0.000
                                     >
                                                                    4
     cs_nor2n12c
                               12c
                                     >
                                           NOR
                                                   12
                                                        0
                                                           0.000
                                                                    12
                                                                         0.000
1,
 1
     cs nor2n04c
                               04c
                                           NOR
                                                   3
                                                        0
                                                           0.000
                                                                   3
                                                                        0 -
                                                                           0.000
                                     >
- 1
     cs_nor3n10c
                               10c
                                           NOR
                                                   12
                                                        0
                                                           0.000
                                     >
                                                                   12
                                                                         0.000
1
     cs_nor2n09c
                               09c
                                     >
                                           NOR
                                                   7
                                                        0
                                                           0.000
                                                                   7
                                                                        0
                                                                           0.000
89
      cs_invvn01c
                               01c
                                     >
                                           NOT
                                                   2
                                                           0.000
                                                                  178
                                                                         0
                                                                            0.000
4
     cs_invvn11c
                               11c
                                     >
                                          NOT
                                                  6
                                                       n
                                                          0.000
                                                                  24
                                                                        0
                                                                           0.000
     cs_invvn10c
6
                               10c
                                          NOT
                                                  4
                                                       0
                                                          0.000
                                                                  24
                                                                           0.000
                                     >
                                                                        0
22
      cs_invvn12c
                               12c
                                           NOT
                                                   6
                                                       0
                                                          0.000
                                                                  132
                                                                         0
                                                                            0.000
                                     >
7
     cs invvn09c
                               09c
                                    >
                                          NOT
                                                  4
                                                       0
                                                          0.000
                                                                  28
                                                                        0
                                                                           0.000
28
      cs_invvn07c
                               07c
                                           NOT
                                                   2
                                                       0
                                                          . 0.000
                                                                   56
                                                                        0
                                     Ś
                                                                            0.000
4
     cs_invvn15c.
                                                  10
                              15c
                                     >
                                          NOT
                                                       0
                                                           0.000
                                                                   40
                                                                         0
                                                                            0.000
11
      cs invvn06c
                               06c
                                     >
                                           NOT
                                                   2
                                                       0
                                                           0.000
                                                                   22
                                                                        0
                                                                            0.000
12
      cs_invvn05c
                               05c
                                     >
                                           NOT
                                                   2
                                                       0
                                                           0.000
                                                                   24
                                                                        0
                                                                            0.000
5
     cs invvn13c
                                          NOT
                                                  8
                                                       0
                                                          0.000
                               13c
                                     >
                                                                  40
                                                                        0
                                                                           0.000
 1
     cs invvn14b
                               14b
                                          NOT
                                                  10
                                                       0
                                                           0.000
                                                                         0
                                     >
                                                                   10
                                                                            0.000
 4
     cs_invvn08c
                              08c
                                                  4
                                                          0.000
                                          NOT
                                                       0
                                                                  16
                                                                        0
                                                                           0.000
                                    >
                                                  2
 6
     cs_invvn02c
                              02c
                                    >
                                          NOT
                                                       0
                                                          0.000
                                                                  12
                                                                        0
                                                                           0.000
 1
     cs_invvn14c
                               14c
                                          NOT
                                                  8
                                                          0.000
                                    >
                                                                   8
                                                                       0
                                                                           0.000
                              04c
 3
     cs_invvn04c
                                          NOT
                                                  2
                                                          0.000
                                                       0
                                                                   6
                                                                       0
                                                                           0.000
                                    >
 1
     cs invvn19c
                              19c
                                          NOT
                                                  25
                                                          0.000
                                                                   25
                                     >
                                                       0
                                                                        0
                                                                            0.000
2
     cs invvn16c
                                          NOT
                                                  14
                                                           0.000
                                                                   28
                               16c
                                    >
                                                       0
                                                                        0
                                                                            0.000
 2
                                                  14
                                                                   28
     cs_oa21n10c
                               10c
                                           OAI
                                                       0
                                                          0.000
                                                                         0
                                                                            0.000
                                     >
 1
     cs_oa22n03c
                                                                       0
                               03c
                                     >
                                           OAL
                                                  6
                                                       0
                                                          0.000
                                                                   6
                                                                           0.000
22
      cl invvn07c
                              07c
                                          REG
                                                  25
                                                          0.000
                                    >
                                                       0
                                                                  550
                                                                         0
                                                                            0.000
30
     cl_invvn07d
                              07d
                                     >
                                          REG
                                                  25
                                                        0
                                                           0.000
                                                                  750
                                                                         0
                                                                            0.000
18
      cl nnd2n07c
                               07c
                                           REG
                                                  26
                                     >
                                                        0
                                                           0.000
                                                                   468
                                                                          0
                                                                             0.000
8
     cl ao22n07c
                                           REG
                                                  33
                                                           0.000
                               07c
                                     >
                                                        0
                                                                   264
                                                                         0
                                                                             0.000
2
                                                  29
     cl_nnd3n07c
                               07c
                                           REG
                                                        0
                                                           0.000
                                                                   58
                                                                         0
                                                                            0.000
                                     >
     cl_nor2n06c
                              06c
                                          REG
                                                 26
                                                       0
                                                          0.000
                                                                   26
                                                                         0
                                                                            0.000
```

```
0.000
                          07c
                                    REG
                                           30
                                                0
                                                   0.000
                                                          30
                                                               0
   cl_ao21n07c
                               >
1
                                    REG
                                           30
                                                0
                                                   0.000
                                                          30
                                                               0
                                                                  0.000
                          07c
                               >
   cl_oa21n07c
1
                                                     0.000
                                                               70
                                                                    0.000
                                                70
                               > SEQUENTIAL
1
   cb_mode_block
                                                      0.000
                                                                  0.000
   cb_clk_32_1
                              > SEQUENTIAL
                                             80
                                                            480
6
                                                            8
                                                                  0.000
    cs_xbn2n01b
                                     XNOR
                                             8
                                                 0
                                                    0.000
                                                               0
                          01b
1
                                                                  0.000
                                            8
                                                0
                                                   0.000
                                                           8
                                                               0
    cs_xbo2n01d
                          01d
                                >
                                     XOR
1
```

of Levels Output 50* plus *****

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
        20
 3
        1
  4
        5.
 5
        3
 6
        10
  7
        3
 9
        1
 10
         6
 12
         1
 13
         2
         4
 14
 15
         10
 16
         3
 17
         14
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

of

```
Fanout Nets
  1
       945
              900* plus **
  2
              100* plus *
       101
  3
       41
  4
       16
  5
        8
 6
       11
        2
  7
 8
        4
 13
        3
 14
        16
 15
        1
[End of measure]
[measure]: Execution time was 0.6 seconds.
       > quick tcte(SCORE(ALL),NO VIOLATIONS)
>>]: [quick]:( tcte(SCORE(ALL),NO_VIOLATIONS) );
-1993.41 Avg: -212.60
[BD-500000]: tcte CMVC version 1.6 compiled on Apr 13 1999 at 18:26:19
-1993.41 Avg: -212.60
maximum area for proto box IDCDSUC is 4533.
[quick]: Number of boxes to process is 927.
[quick]: Number of boxes processed is 0.
-1993.41 Avg: -208.85
[BD-502200]: Combined 4 gates.
[tcte]: Execution time was 0.2 seconds.
      > measure
The model <IDCDSUC> has:
 Primary Inputs
                              122
 Primary Outputs
                                73
 Primary BIDIs
                               0
 Signals
                           1144
 Gate Count
                              923
 Connections
                              1760
 Master REG Bits
                                83
 Slave REG Bits
                               83
 Internal Area
                             4525
External Area
                               0
Gates/Connects
                             0.524432
Fanout Count
                              1760
Average Fanout
                             1.538462
Avg Tech Box Size
                             4.902492
Tech Box Size Stddev =
                              0.010763
Power
                         0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
Real signals
                             769
Real boxes
                             548
Real connections
                               1385
Real LSTs
                             2154
Real ICells/box
                           8.257299
```

Real LSTs/box 3.930657 1.403285 Real nets/box Total Cell Cell Each Power Level Function Int Ext Power Int Ext Power Type Cnt Boxname 42 0 0.000 **AOI** 0.000 03c 6 0 7 cs_ao22n03c > 0.000 16 0 0.000 AOI 4 0 03c > 4 cs ao12n03c 0.000 18 0 18 0 0.000 10c > AOI cs_ao22n10c 1 0.000 4 0.000 4 0 04c AOI 0 cs ao12n04c 1 0.000 **BRKPT** 0 0 0.000 O 0 **BRKPT** 180 0 0 0.000 **IOPAD** 0-0 0.000 **IOPAD** > 195 492 0 0.000 02c **NAND** 3 0.000 0 cs nnd2n02c > 164 0.000 8 0 0.000 10c **NAND** 8 0 cs nnd2n10c > 1 0 0.000 96 02c **NAND** 4 0 0.000 > 24 cs nnd3n02c 0.000 8 0 0.000 NAND 4 0 05c 2 cs nnd2n05c > 25 0 0.000 5 0 0.000 cs_nnd4n03c 03c NAND > 5 15 0 0.000 15 0 0.000 13c NAND cs_nnd2n13c > 1 0 0.000 9 0 0.000 **NAND** 3 cs nnd2n04c 04c > 3 6 0 0.000 0 0.000 cs_nnd3n07c 07c > NAND 6 1 0 0.000 **NAND** 19 0 0.000 19 14e > 1 cs_nnd2n14e 0.000 **NAND** 3 0 0.000 6 0 03c cs nnd2n03c 2 12 0 0.000 4 0 0.000 07c NAND > 3 cs_nnd2n07c 0 0.000 0 0.000 22 NAND 11 11c 2 cs nnd2n11c > 0.000 20 0 0.000 20 0 **NAND** 14b 1 cs nnd2n14b 0.000 0.000 22 0 22 0 12c NAND 1 cs_nnd3n12c > 0 0.000 NAND 8 0 0.000 8 06c cs_nnd4n06c > 1 0.000 0 0:000 **NAND** 19 0 114 cs nnd2n14c 14c > 6 20 0 0.000 0 0.000 NAND 20 cs nnd4n10c 10c > 1 0 0.000 **NAND** 4 0 0.000 4 06c > 1 cs nnd2n06c 0.000 6 0 0.000 NAND 6 0 cs nnd3n05c 05c > 1 12 0 0.000 12 0 0.000 cs_nnd2n12c 12c > NAND 1 12 0 0.000 10c > NAND 12 0 0.000 cs_nnd3n10c 1 NOR 30 0 0.000 02c 3 0 0.000 cs nor2n02c > 10 4 0 0.000 03c NOR 4 0 0.000 > cs_nor3n03c 1 12c NOR 12 0 0.000 12 0 0.000 > cs_nor2n12c 0 0.000 NOR 3 0 0.000 3 04c cs nor2n04c > 1 0.000 12 0.000 NOR 12 0 n 10c > cs nor3n10c 1 NOR 7 0 0.000 7 0 0.000 09c > cs_nor2n09c 1 2 0 0.000 178 0 0.000 NOT 01c 89 cs invvn01c > 0.000 24 0 0.000 6 0 11c NOT cs invvn11c > 4 0 0.000 0 0.000 24 10c > NOT 4 6 cs_invvn10c 0 0.000 6 0 0.000 132 NOT 12c > 22 cs_invvn12c 0. 0.000 0.000 28 cs_invvn09c 0 09c > NOT 4 7 0 0.000 2 0 0.000 48 07c > NOT 24 cs_invvn07c 0 0.000 0 0.000 40 15c NOT 10 4 cs invvn15c > 0.000 0 0.000 22 0 06c NOT 2 11 cs_invvn06c > 0 0.000 24 0 0.000 05c NOT 2 > 12 cs_invvn05c 0.000 40 0 0.000 0 13c > NOT 8 5 cs invvn13c 0.000 0.000 10 0 14b > NOT 10 0 cs invvn14b 1 0.000 16 0 0.000 08c NOT 4 0 4 cs invvn08c > 12 0.000 0 0.000 2 0 02c > NOT 6 cs_invvn02c NOT 8 0 0.000 8 0 0.000 14c > 1 cs_invvn14c 2 0 0.000 6 0 0.000 NOT 3 cs invvn04c 04c > 25 0 0.000 25 0 0.000 19c > NOT 1 cs_invvn19c

```
2
    cs invvn16c
                            16c
                                       NOT
                                             14
                                                  0
                                                     0.000
                                                             28
                                                                  0
                                                                     0.000
2
    cs_oa21n10c
                            10c
                                       OAL
                                             14
                                                   0
                                                      0.000
                                                             28
                                                                  0.000
1
    cs_oa22n03c
                            03c
                                       OAI
                                              6
                                                  0
                                                     0.000
                                                             6
                                                                 0.000
22
     cl_invvn07c
                           07c
                                       REG
                                             25
                                 >
                                                  0
                                                      0.000
                                                             550
                                                                      0.000
                                                                   0 -
30
     cl_invvn07d
                           07d
                                       REG
                                             25
                                 >
                                                   0
                                                      0.000
                                                             750
                                                                      0.000
                                                                   0
18
     cl_nnd2n07c
                            07c
                                              26
                                       REG
                                                      0.000
                                                             468
                                                                       0.000
8
    cl_ao22n07c
                            07c
                                 >
                                       REG
                                              33
                                                   0
                                                      0.000
                                                             264
                                                                   0.000
2
    cl_nnd3n07c
                            07c
                                 >
                                       REG
                                              29
                                                   0
                                                      0.000
                                                             58
                                                                   0
                                                                      0.000
1
    cl_nor2n06c
                           06c
                                 >
                                      REG
                                             26
                                                  0
                                                      0.000
                                                             26
                                                                  0
                                                                     0.000
1
    cl_ao21n07c
                            07c
                                 >
                                       REG
                                              30
                                                   0
                                                      0.000
                                                             30
                                                                   0
                                                                      0.000
1
    cl_oa21n07c
                            07c
                                       REG
                                              30
                                                   0
                                                      0.000
                                                             30
                                                                   0
                                                                      0.000
    cb_mode_block
1
                                 > SEQUENTIAL
                                                   70
                                                        0.000
                                                                  70
                                                                        0.000
6
    cb_clk_32 1
                                > SEQUENTIAL
                                                80
                                                      0 0.000 480
                                                                      0.000
1
    cs_xbn2n01b
                            01b
                                       XNOR
                                                    0
                                  >
                                                8
                                                       0.000
                                                               8
                                                                   0
                                                                     0.000
1
    cs_xbo2n01d
                            01d
                                       XOR:
                                                                     0.000
                                               8
                                                   0
                                                      0.000
                                                              8
                                                                  0
```

```
# of
Levels Output
         1
 1
        55
              50* plus **
 2
        1
 3
        8
 4
        1
 10
 11
         1
12
        - 3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
       20
 3
        1
 4
        5
 5
        3
 6
       10
 7
        3
 9
        1
10
        6
12
        1
13
        2
14
        4
15
        10
16
        3
17
        14
```

The Histogram Of Fanin vs. Box

of Fanin Ops

```
382
              350* plus ******
 1
              200* plus ***
 2
      203
 3
       37
       16
The Histogram Of Fanout vs. Net
   # of
Fanout Nets
       943
              900* plus **
 1
       100
              100* plus
 2
       41
 3
 4
       16
 5
        7
 6
       11
 7
        2
 8
        4
        3
 13
 14
        16
 20
         1
[End of measure]
[measure]: Execution time was 0.6 seconds.
        > tc_parm CAP_LIM(200)
> tc_parm CAP_LIM(100)
       > fanmatch ESTIMATED, SORT, ONE_LEVEL
>>]: ltorbox( dfanmatch(ESTIMATED,SORT,ONE_LEVEL) );
[BD-500000]: fanmatch CMVC version 1.30 compiled on Apr 13 1999 at 18:22:32
setting ESTIMATED option.
setting SORT option.
setting ONE_LEVEL option.
-1993.41 Avg: -208.85
[BD-500300]: 137 pins on 66 gates swapped.
-1978.06 Avg: -206.71
[fanmatch]: Execution time was 1.4 seconds.
       > measure
 The model <IDCDSUC> has:
                               122
 Primary Inputs
 Primary Outputs
                                 73
                                0
 Primary BIDIs
                            1144
 Signals
                               923
 Gate Count
                              1760
 Connections
 Master REG Bits
                                 83
                                 83
 Slave REG Bits
                              4525
 Internal Area
 External Area
                                0
                              0.524432
  Gates/Connects
 Fanout Count
                               1760
```

1.538462

Average Fanout

Avg Tech Box Size = 4.902492 Tech Box Size Stddev = 0.010763 Power 0.000000 ***R-E-A-L***S-T-A-T-I-S-T-I-C-S*** Real signals = 769 Real boxes 548 Real connections 1385 Real LSTs 2154 Real ICells/box 8.257299 = Real LSTs/box 3.930657 Real nets/box 1.403285 Cell Total Each Cell Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power 7 cs_ao22n03c 03c > AOI 6 0 0.000 42 0 0.000 4 cs_ao12n03c 03c **AOI** 4 0 0.000 16 0 0.000 > 1 cs_ao22n10c 10c AOI 18 0 > 0.000 18 0 0.000 1 cs_ao12n04c 04c AOI 4 0.000 4 0 0.000 180 **BRKPT BRKPT** 0 0 0.000 0 0 0.000 > 195 **IOPAD IOPAD** 0 0 0 0.000 0 0.000 164 cs nnd2n02c 02c NAND 3 0 0.000 492 0.000 0 0 1 cs_nnd2n10c 10c NAND 8 0.000 8 > 0 0.000 24 cs nnd3n02c 02c NAND 4 0 0.000 96 0.000 2 cs_nnd2n05c 05c > NAND 4 0 0.000 8 0 0.000 5 cs nnd4n03c 03c > NAND 5 0 0.000 25 0 0.000 1 cs_nnd2n13c 13c > **NAND** 15 0 0.000 15 0 0.000 3 cs_nnd2n04c 04c > **NAND** 3 0 0.000 9 0 0.000 cs_nnd3n07c 1 07c **NAND** 6 > 0 0.000 6 0 0.000 1 cs_nnd2n14e 14e NAND 19 0 > 0.000 19 0 0.000 2 cs_nnd2n03c 03c **NAND** 3 0.000 0 6 0 0.000 3 cs nnd2n07c 07c > **NAND** 4 0 0.000 12 0 0.000 2 cs_nnd2n11c 11c NAND 0 > 11 0.000 22 0 0.000 1 cs_nnd2n14b 14b > NAND 20 0 0.000 20 0 0.000 cs nnd3n12c 12c > NAND 22 0 0.000 22 0 0.000 1 cs_nnd4n06c 06c > NAND 8 0 0.000 8 0 0.000 6 cs nnd2n14c 14c > NAND 19 0 0.000 114 0 0.000 1 cs nnd4n10c 10c > NAND 20 0 0.000 20 0 0.000 1 cs_nnd2n06c 06c > **NAND** 4 0 0.000 4 0 0.000 1 cs_nnd3n05c 05c > NAND 6 0 0.000 6 0 0.000 1 cs_nnd2n12c 12c > **NAND** 12 0 0.000 12 0 0.000 1 cs_nnd3n10c 10c > **NAND** 12 0 0.000 12 0 0.000 10 cs_nor2n02c 02c NOR 0 > 3 0.000 30 0 0.000 1 cs_nor3n03c 03c NOR 4 0.000 > 0 4 0.000 0 1 cs_nor2n12c 12c NOR 12 0.000 > 0 12 0 0.000 1 cs_nor2n04c 04c NOR 3 > 0 0.000 3 0 0.000 12 1 cs_nor3n10c 10c **NOR** 0.000 > 0 12 0 0.000 1 cs nor2n09c 09c **NOR** 7 0 0.000 > 7 0 0.000 89 cs_invvn01c 2 NOT 01c > 0 0.000 178 0 0.000 4 cs invvn11c NOT 6 0.000 11c > 0 24 0 0.000 6 cs invvn10c 10c NOT 4 > 0 0.000 24 0 0.000 22 cs_invvn12c 12c > NOT 6 0 0.000 132 0 0.000 7 cs invvn09c 09c NOT 4 0 0.000 28 > 0 0.000 24 cs_invvn07c 2 07c NOT 0 0.000 48 0 0.000

```
0.000
                                                                    0
                                       NOT
                                              10
                                                    0
                                                       0.000
                                                              40
                            15c
4
    cs_invvn15c
                                  >
                                        NOT
                                               2
                                                    0
                                                       0.000
                                                              22
                                                                    0
                                                                       0.000
                            06c
                                  >
11
     cs_invvn06c
                                               2
                                                   0
                                                      0.000
                                                              24
                                                                    0
                                                                       0.000
                                        NOT
     cs invvn05c
                            05c
12
                                  >
                                                                      0.000
                                                   0
                                                      0.000
                                                              40
                                                                   0
                            13c
                                  >
                                       NOT
                                               8
    cs_invvn13c
5
                                                       0.000
                                                              10
                                                                    0.000
                            14b
                                        NOT
                                              10
                                                    0
                                  >
1
    cs invvn14b
                                                                      0.000
                                       NOT
                                               4
                                                   0
                                                      0.000
                                                              16
                                                                   0
                            08c
                                  >
4
    cs_invvn08c
                                                              12
                                                                   0
                                                                      0.000
                                       NOT
                                               2
                                                   0
                                                      0.000
                            02c
6
    cs invvn02c
                                  >
                                                      0.000
                                                                     0.000
                                               8
                                                   0
                                                              8
                                                                   0
                            14c
                                       NOT
    cs invvn14c
                                  >
1
                                                                   0.000
                                               2
                                                      0.000
                                                               6
                                                   0
    cs_invvn04c
                            04c
                                  >
                                       NOT
3
                                                                    0
                                                                      0.000
                                              25
                                                    0
                                                       0.000
                                                              25
                            19c
                                  >
                                       NOT
1
    cs invvn19c
                                                               28
                                                                       0.000
                                                       0.000
                                                                    0
                                        NOT
                                              14
                                                    0
                            16c
                                  >
2
    cs_invvn16c
                                                               28
                                                                    0.000
                                        OAL
                                              14
                                                    0
                                                       0.000
                             10c
                                  >
2
    cs_oa21n10c
                                        OAI
                                               6
                                                   0
                                                      0.000
                                                               6
                                                                   0.000
                             03c
1
    cs oa22n03c
                                  >
                                                                        0.000
                                              25
                                                    0
                                                       0.000
                                                              550
                                                                    0
                            07c
                                        REG
22
     cl_invvn07c
                                  >
                                                                        0.000
                                                              750
                            07d
                                  >
                                        REG
                                               25
                                                    0
                                                       0.000
                                                                     0
30
     cl_invvn07d
                                                              468
                                                                     0
                                                                        0.000
                                        REG
                                               26
                                                     0
                                                       0.000
                             07c
18
     cl_nnd2n07c
                                  >
                                                       0.000
                                                              264
                                                                        0.000
                                               33
                                                                     0
                            07c
                                        REG
                                                    0
    cl_ao22n07c
                                  >
8
                                                                        0.000
                                               29
                                                    0
                                                       0.000
                                                               58
                                                                    0
                            07c
                                        REG
                                  >
2
    cl nnd3n07c
                                                                       0.000
                                                    0
                                                       0.000
                                                               26
                                                                    0
                                              26
                            06c
                                        REG
1
    cl nor2n06c
                                  >
                                                                    0
                                                                        0.000
                                                               30
                                                    0
                                                       0.000
                            07c
                                  >
                                        REG
                                               30
1
    cl_ao21n07c
                                                                    0
                                                                        0.000
                                        REG
                                               30
                                                    0
                                                       0.000
                                                               30
                            07c
                                  >
    cl_oa21n07c
1
                                                          0.000
                                                                    70
                                                                          0.000
                                                    70
                                  > SEQUENTIAL
    cb mode_block
1
                                                       0 0.000 480
                                                                        0.000
                                                 80
6
                                 > SEQUENTIAL
    cb_clk_32_1
                                                                8
                                                                     0
                                                                        0.000
                                        XNOR
                                                 8
                                                     0.000
                             01b
                                   >
1
     cs_xbn2n01b
                                                                    0
                                                                       0.000
                                         XOR
                                                8
                                                     0.000
                                                                8
    cs_xbo2n01d
                             01d
1
```

```
# of
Levels Output
 0
       1
              50* plus
       55
  1
 2
        1
 3
        8
  4
        1
 10
         3
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
        20
 2
 3
        1
             ****
 4
        5
 5
        3
              ***
 6
        10
 7
        3
 9
        1
 10
         6
 12
         1
```

```
13
         2
  14
         4
  15
        10
 16
         3
 17
        14
The Histogram Of Fanin vs. Box
    # of
Fanin
         Ops
  1
       382
              350* plus ****
  2
       203
              200* plus ***
  3
       37
  4
       16
The Histogram Of Fanout vs. Net
    # of
Fanout Nets
       943
  1
              900* plus
  2
       100
              100* plus
  3
       41
  4
       16
  5
  8
        3
 13
 14
        16
[End of measure]
[measure]: Execution time was 0.7 seconds.
      > treematch ESTIMATED,TWO_LEVEL,NO_VIOLATIONS
>>]: ltorbox( dtreematch(ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
[BD-500000]: treematch CMVC version 1.30 compiled on Apr 13 1999 at 18:22:32
setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1978.06 Avg: -206.71
[BD-500301]: 5 pins on 2 gates swapped.
-1978.02 Avg: -210.98
[treematch]: Execution time was 0.2 seconds.
      > measure
The model <IDCDSUC> has:
Primary Inputs
                              122
Primary Outputs
                               73
Primary BIDIs
                               0
Signals
                          1144
Gate Count
                             923
```

```
1760
Connections
                               83
Master REG Bits
                               83
Slave REG Bits
Internal Area
                            4525
                              0
External Area
                            0.524432
Gates/Connects
                             1760
Fanout Count
                            1.538462
Average Fanout
                             4.902492
Avg Tech Box Size
                              0.010763
Tech Box Size Stddev =
                        0.000000
Power
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
                            769
Real signals
                 =
Real boxes
                             548
                              1385
Real connections
                            2154
Real LSTs
                           8.257299
Real ICells/box
                           3.930657
Real LSTs/box
                           1.403285
 Real nets/box
 Cell
               Total
                Cell
 Each
                                                        Int Ext Power
                                                                          Int Ext
                                                                                   Power
Type Cnt Boxname
                                Power Level Function
                                                        0...
                                                           0.000
                                                                    42
                                                                         0
                                                                             0.000
                                03c
                                            AOI
                                                   6
  7
      cs ao22n03c
                                     · >
                                                   4
                                                        0
                                                           0.000
                                                                    16
                                                                         0
                                                                             0.000
                                03c
                                            AOI
  4
      cs ao12n03c
                                       >
                                                            0.000
                                                                    18
                                                                          0
                                                                             0.000
                                                   18
                                                        0
                                 1.0c
                                             AOL
  1
      cs ao22n10c
                                      .>
                                                                    4
                                                                            0.000
                                                   4
                                                        0
                                                           0.000
                                                                         0
                                 04c
                                             AOI
  1
      cs_ao12n04c
                                                           0.000
                                                                    0
                                                                         0
                                                                            0.000
                                         BRKPT
                                                   0
                                                        0
 180
       BRKPT
                                                                        0
                                                                           0.000
                                        IOPAD
                                                       0
                                                          0.000
                                                                   0
                                                  0
                                    >
 195
       IOPAD
                                                                      492
                                                              0.000
                                                                             0.000
                                             NAND
                                                      3
                                                           0
                                  02c
 164
       cs nnd2n02c
                                        >
                                                             0.000
                                                                      8
                                                                           0
                                                                              0.000
                                            NAND
                                                     8
                                                          0
  1
      cs nnd2n10c
                                 10c
                                       >
                                                                            0
                                                                              0.000
                                                          0
                                                              0.000
                                                                      96
                                            NAND
 24
       cs_nnd3n02c
                                 02c
                                       >
                                                      4
                                                                           0
                                                                              0.000
                                            NAND
                                                     4
                                                          0
                                                             0.000
                                                                      8
  2
       cs nnd2n05c
                                 05c
                                       >
                                                                      25
                                                                           0
                                                                              0.000
                                                     5
                                                          0
                                                             0.000
  5
       cs nnd4n03c
                                 03c
                                       >
                                            NAND
                                                                      15
                                                                            0
                                                                              0.000
                                                          0
                                                              0.000
  1
      cs_nnd2n13c
                                 13c
                                       >
                                            NAND
                                                     15
                                            NAND
                                                     3
                                                          0
                                                             0.000
                                                                      9
                                                                           0
                                                                              0.000
                                 04c
                                       >
  3
       cs_nnd2n04c
                                            NAND
                                                     6
                                                          0
                                                             0.000
                                                                      6
                                                                           0
                                                                              0.000
                                 07c
  1
       cs_nnd3n07c
                                       >
                                                              0.000
                                                                      19
                                                                            0
                                                                              0.000
                                 14e
                                            NAND
                                                     19
                                                           0
  1
       cs nnd2n14e
                                       >
                                                                      6
                                                                           0
                                                                              0.000
                                 03c
                                            NAND
                                                     3
                                                          0
                                                             0.000
  2
       cs nnd2n03c
                                       >
                                                                      12
                                                                           0
                                                                              0.000
                                            NAND
                                                     4
                                                          0
                                                             0.000
                                 07c
  3
       cs nnd2n07c
                                       >
                                                                            0
                                                                               0.000
                                                     11
                                                           0
                                                              0.000
                                                                      22
                                 11c
                                            NAND
  2
       cs nnd2n11c
                                       >
                                                     20
                                                              0.000
                                                                      20
                                                                            0
                                                                               0.000
                                 14b
                                            NAND
                                       >
  1
       cs nnd2n14b
                                                     22
                                                           0
                                                              0.000
                                                                      22
                                                                            0.000
                                            NAND
                                 12c
  1
       cs nnd3n12c
                                       >
                                                          0
                                                              0.000
                                                                      8
                                                                           0
                                                                              0.000
                                 06c
                                            NAND
                                                     8
  1
       cs_nnd4n06c
                                       >
                                                                            0
                                                                               0.000
                                                           0
                                                              0.000
                                                                      114
                                 14c
                                            NAND
                                                     19
  6
       cs_nnd2n14c
                                       >
                                                                      20
                                                                               0.000
                                                              0.000
                                                                            0
                                 10c
                                            NAND
                                                     20
                                                           0
       cs_nnd4n10c
                                       >
  1
                                                                              0.000
                                 06c
                                            NAND
                                                      4
                                                          0
                                                              0.000
                                                                      4
                                                                           0
                                       >
  1
       cs_nnd2n06c
                                            NAND
                                                      6
                                                          0
                                                              0.000
                                                                      6
                                                                           0
                                                                              0.000
                                 05c
  1
       cs_nnd3n05c
                                       >
                                                              0.000
                                                                      12
                                                                            0
                                                                               0.000
                                                     12
                                            NAND
                                                           0
  1
       cs_nnd2n12c
                                 12c
                                       >
                                                                      12
                                                                            0
                                                                               0.000
                                            NAND
                                                     12
                                                           0
                                                              0.000
       cs nnd3n10c
                                 10c
                                       >
  1
                                                                     30
                                                                           0
                                                                              0.000
                                             NOR
                                                     3
                                                          0
                                                             0.000
                                 02c
  10
       cs nor2n02c
                                       >
                                                                             0.000
                                                                     4
                                                                          0
                                03c
                                            NOR
                                                     4
                                                         0
                                                            0.000
       cs nor3n03c
                                       >
  1
                                                                     12
                                                                           0
                                 12c
                                            NOR
                                                    12
                                                          0
                                                             0.000
                                                                              0.000
  1
       cs_nor2n12c
                                       >
                                                                             0.000
                                                    3
                                                             0.000
                                                                     3
                                                                          0
                                            NOR
                                                         0
  1
       cs nor2n04c
                                ∵04c
                                       >
                                                    12
                                                             0.000
                                                                     12
                                                                           0
                                                                              0.000
                                            NOR
                                                          0
       cs_nor3n10c
                                 10c
```

```
1
     cs_nor2n09c
                              09c
                                          NOR
                                    >
                                                 7
                                                      0
                                                         0.000
                                                                  7
                                                                      0.000
89
     cs_invvn01c
                                                 2
                              01c
                                    >
                                          NOT
                                                      0
                                                         0.000
                                                                178
                                                                       0
                                                                          0.000
4
     cs_invvn11c
                             11c
                                   >
                                         NOT
                                                 6
                                                     0
                                                        0.000
                                                                24
                                                                      0
                                                                         0.000
6
     cs_invvn10c
                             10c
                                   >
                                         NOT
                                                 4
                                                        0.000
                                                                24
                                                     0
                                                                         0.000
                                                                      0
22
     cs_invvn12c
                              12c
                                    >
                                          NOT
                                                 6
                                                      0
                                                         0.000
                                                                132
                                                                          0.000
                                                                       0
7
     cs_invvn09c
                             09c
                                         NOT
                                                 4
                                                        0.000
                                                                28
                                   >
                                                     0
                                                                      0
                                                                         0.000
24
     cs_invvn07c
                              07c
                                                 2
                                          NOT
                                                      0
                                                         0.000
                                    >
                                                                 48
                                                                       0
                                                                          0.000
4
     cs_invvn15c
                             15c
                                         NOT
                                                10
                                                      0
                                                         0.000
                                   >
                                                                 40
                                                                       0
                                                                          0.000
11
     cs invvn06c
                              06c
                                          NOT
                                                 2
                                                         0.000
                                    >
                                                      0
                                                                 22
                                                                       0
                                                                          0.000
12
                                                 2
     cs_invvn05c
                              05c
                                          NOT
                                                         0.000
                                    >
                                                      0
                                                                 24
                                                                       0
                                                                          0.000
5
     cs_invvn13c
                                         NOT
                             13c
                                   >
                                                 8
                                                     0
                                                        0.000
                                                                40
                                                                      0
                                                                         0.000
1
     cs_invvn14b
                             14b
                                   >
                                         NOT
                                                 10
                                                      0
                                                         0.000
                                                                 10
                                                                       0
                                                                          0.000
4
     cs_invvn08c
                             08c
                                   >
                                         NOT
                                                 4
                                                     0
                                                         0.000^{-}
                                                                16
                                                                      0
                                                                         0.000
6
     cs_invvn02c
                             02c
                                   >
                                         NOT
                                                 2
                                                     0
                                                        0.000
                                                                12
                                                                      0
                                                                         0.000
1
     cs_invvn14c
                             14c
                                         NOT
                                                 8
                                                     0
                                                        0.000
                                                                     0
                                                                         0.000
                                   >
                                                                 8
3
     cs_invvn04c
                             04c
                                         NOT
                                                 2
                                                     0
                                                        0.000
                                                                     0
                                                                         0.000
                                   >
                                                                 6
1
     cs_invvn19c
                             19c
                                         NOT
                                                25
                                                      0
                                                         0.000
                                   >
                                                                 25
                                                                       0
                                                                         0.000
2
     cs_invvn16c
                             16c
                                         NOT
                                                14
                                                      0
                                                         0.000
                                                                 28
                                                                      0
                                                                          0.000
2
     cs_oa21n10c
                              10c
                                          OAI
                                                14
                                                         0.000
                                                                 28
                                    >
                                                      0
                                                                       0
                                                                          0.000
1
     cs_oa22n03c
                              03c
                                          OAI
                                                 6
                                    >
                                                        0.000
                                                                         0.000
                                                     0
                                                                 6
                                                                     0
22
     cl_invvn07c
                             07c
                                         REG
                                                25
                                                         0.000
                                                      0
                                                                550
                                                                       0
                                                                          0.000
30
     cl invvn07d
                             07d
                                         REG
                                                25
                                                      0
                                                         0.000
                                   >
                                                                750
                                                                       0
                                                                           0.000
     cl_nnd2n07c
18
                              07c
                                          REG
                                                 26
                                    >
                                                      0
                                                         0.000
                                                                 468
                                                                        0
                                                                           0.000
8
     cl_ao22n07c
                             07c
                                   >
                                         REG
                                                 33
                                                      0
                                                         0.000
                                                                 264
                                                                       0
                                                                          0.000
2
     cl_nnd3n07c
                             07c
                                         REG
                                                 29
                                                         0.000
                                   >
                                                      0
                                                                 58
                                                                       0
                                                                          0.000
1
     cl nor2n06c
                             06c
                                         REG
                                                26
                                                         0.000
                                                      0
                                                                 26
                                                                       0
                                                                          0.000
1
     cl_ao21n07c
                             07c
                                   >
                                         REG
                                               - 30
                                                      0
                                                         0.000
                                                                 30
                                                                       0
                                                                          0.000
1
     cl_oa21n07c
                             07c
                                   >
                                         REG
                                                 30
                                                      Õ
                                                         0.000
                                                                 30
                                                                       0
                                                                          0.000
1
     cb_mode_block
                                -A
                                    > SEQUENTIAL
                                                      70
                                                           0.000
                                                                       70
                                                                            0.000
     cb_clk_32_1
6
                                  > SEQUENTIAL
                                                   80
                                                            0.000
                                                                   480
                                                                          0
                                                                             0.000
1
     cs_xbn2n01b
                              01b
                                    >
                                         XNOR
                                                   8
                                                       0
                                                          0.000
                                                                   8
                                                                       0
                                                                          0.000
1
     cs_xbo2n01d
                              01d
                                          XOR
                                    >
                                                  8
                                                      0
                                                         0.000
                                                                  8
                                                                       0
                                                                          0.000
```

```
# of
Levels Output
 0
        1
              50* plus *****
 1
        55
 2
        1
 3
        8
 4
         1
 10
         3
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
5
5
       3
6
       10
7
       3
9
       1
        6
10
12
13
        2
14
        4
       10
15
16
        3
17
       14
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
Fanout Nets
             900* plus ********
 1
      943
             100* plus
 2
      100
 3
       41
 4
       16
 5
       7
 6
       11
       2
 7
       4
 8
        3
 13
 14
        16
 20
        1
```

[End of measure]

of

```
[measure]: Execution time was 0.7 seconds.

> pad_pos

pad_pos: Found 152 valid buffers or inverters.

[BD-500718]: pad_pos too many buffers and/or inverters 152, may slow down optimizations.

[BD-500705]: (W) No noninverting buffers in technology, primary output buffer insertion will not be done.

> nextbox synexpand(XPANDVIEW)

[
>>]: nextbox( synexpand(XPANDVIEW) );

[synexpand]: Compiled on Mar 10 1999 at 05:19:51

[
>>]: nextbox( SASname(RESTORE) );

[synsasname]: Restored 0 BRKPT net names

[synsasname]: Restored 189 REG and SEQUENTIAL output net names
```

```
[synsasname]: Execution time was 0.0 seconds.
[restore_pin_keywords]: deleted 0 nets and pins
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1146 signals, 923 usage boxes and 1760 connections.
[
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
      > measure
The model <IDCDSUC> has:
 Primary Inputs
                             122
 Primary Outputs
                               73
 Primary BIDIs
                              0
 Signals
                          1146
 Gate Count
                             923
 Connections
                            1760
 Master REG Bits
                               83
 Slave REG Bits
                              83
 Internal Area
                            4525
 External Area
                              0
 Gates/Connects
                            0.524432
 Fanout Count
                             1760
 Average Fanout
                            1.535777
 Avg Tech Box Size =
                            4:902492
 Tech Box Size Stddev =
                              0.010763
                        0.000000
 Power
**R-E-A-L***S-T-A-T-I-S-T-I-C-S***
 Real signals
                            771
 Real boxes
                            548
 Real connections
                              1385
 Real LSTs
                            2156
 Real |Cells/box =
                          8.257299
 Real LSTs/box
                           3.934307
 Real nets/box
                          1.406934
 Cell
               Total
 Each
                Cell
Type Cnt Boxname
                                Power Level Function
                                                       Int Ext Power
                                                                        Int Ext Power
      cs_ao22n03c
                                            AOI
                                                       0
                                                          0.000
                                                                  42
                                .03c
                                                                        0
                                                                           0.000
  4
      cs_ao12n03c
                                03c
                                            AOI
                                                   4
                                                       0
                                                          0.000
                                                                  16
                                                                           0.000
                                      >
                                                                        0
  1
      cs_ao22n10c
                                10c
                                            AOI
                                                  18
                                                       0
                                                          0.000
                                                                           0.000
                                      >
                                                                   18
                                                                        0
      cs ao12n04c
  1
                                04c
                                      >
                                            AOI
                                                  4
                                                       0
                                                          0.000
                                                                   4
                                                                       0
                                                                          0.000
       BRKPT
 180
                                        BRKPT
                                                  0
                                                       0
                                                          0.000
                                                                       0
                                                                          0.000
                                                                  0
       IOPAD
 195
                                        IOPAD
                                                 0
                                                      0
                                                         0.000
                                                                  0
                                                                      0
                                                                         0.000
                                   >
 164
       cs nnd2n02c
                                 02c
                                            NAND
                                                     3
                                                             0.000
                                                                    492
                                                          0
                                                                           0
                                                                              0.000
 1
      cs nnd2n10c
                                10c
                                           NAND
                                                    8
                                                            0.000
                                                                            0.000
                                      >
                                                         0
                                                                    8
                                                                         0
 24
       cs nnd3n02c
                               02c
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                                                    96
                                                                          0
                                      >
                                                                            0.000
 2
      cs_nnd2n05c
                                05c
                                           NAND
                                                    4
                                                        0
                                                            0.000
                                      >
                                                                    8
                                                                         0.000
  5
      cs nnd4n03c
                                03c
                                      >
                                           NAND
                                                    5
                                                            0.000
                                                                    25
                                                         0
                                                                         0
                                                                             0.000
  1
      cs_nnd2n13c
                                13c
                                           NAND
                                                    15
                                                         0
                                      >
                                                            0.000
                                                                    15
                                                                          0
                                                                             0.000
  3
      cs_nnd2n04c
                                04c
                                           NAND
                                                    3
                                                            0.000
                                                                    9
                                                                            0.000
```

```
NAND
                                                   6
                                                        0
                                                           0.000
                                                                    6
                                                                         0
                                                                            0.000
                               07c
1
    cs nnd3n07c
                                     >
                                                                             0.000
                               14e
                                          NAND
                                                   19
                                                         0
                                                            0.000
                                                                    19
                                                                          0
    cs_nnd2n14e
                                     >
1
                               03c
                                          NAND
                                                   3
                                                        0
                                                           0.000
                                                                    6
                                                                         0
                                                                            0.000
2
                                     >
    cs_nnd2n03c
                                                           0.000
                                                                    12
                                                                             0.000
                               07c
                                     >
                                          NAND
                                                   4
                                                        0
                                                                         0
    cs nnd2n07c
3
                               11c
                                          NAND
                                                   11
                                                         0
                                                            0.000
                                                                    22
                                                                          0
                                                                             0.000
2
    cs_nnd2n11c
                                     >
                                                            0.000
                                                   20
                                                         0
                                                                    20
                                                                          0
                                                                             0.000
                               14b
                                          NAND
    cs nnd2n14b
                                     >
1
                                                            0.000
                                                                    22
                                                                          0
                                                                             0.000
                                          NAND
                                                   22
                                                         0
    cs_nnd3n12c
                               12c
                                     >
1
                                                           0.000
                                                                    8
                                                                         0
                                                                            0.000
                                          NAND
                                                   8
                                                        0
                               06c
                                     >
1
    cs_nnd4n06c
                                                                           0
                                                                              0.000
                                                         0
                                                            0.000
                                                                    114
                                          NAND
                                                   19
6
    cs_nnd2n14c
                               14c
                                     >
                                                                    20
                                                                          0
                                                                             0.000
                                          NAND
                                                   20
                                                         0
                                                            0.000
                               10c
                                     >
1
     cs_nnd4n10c
                                                                         0
                                                                            0.000
                                          NAND
                                                   4
                                                        0
                                                           0.000
                                                                    4
                               06c
1
     cs nnd2n06c
                                     >
                                                        0
                                                           0.000
                                                                    6
                                                                         0
                                                                            0.000
                               05c
                                          NAND
                                                    6
1
     cs_nnd3n05c
                                     >
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
                               12c
                                          NAND
                                                   12
     cs nnd2n12c
                                     >
1
                                                            0.000
                                                                             0.000
                                                                    12
                                                                          0
                                          NAND
                                                   12
                                                         0
     cs nnd3n10c
                               10c
                                     >
1
                                                                            0.000
                                                        0
                                                           0.000
                                                                         0
                               02c
                                     >
                                           NOR
                                                   3
                                                                   30
10
     cs_nor2n02c
                                                          0.000
                                                                   4
                                                                           0.000
                              03c
                                           NOR
                                                   4
                                                       0
                                                                        0
1
     cs_nor3n03c
                                     >
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
                                           NOR
                                                  12
                                                       0
                               12c
                                     >
1
     cs_nor2n12c
                                           NOR
                                                  3
                                                       0
                                                          0.000
                                                                   3
                                                                        0
                                                                           0.000
                              04c
                                     >
1
     cs_nor2n04c
                                                  12
                                                       0
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
                                           NOR
     cs nor3n10c
                               10c
                                     >
1
                                                  7
                                                           0.000
                                                                   7
                                                                        0
                                                                           0.000
                                                       0
     cs_nor2n09c
                              09c
                                     >
                                           NOR
1
                                                          0.000
                                                                  178
                                                                            0.000
                              01c
                                           NOT
                                                  2
                                                       0
                                                                         0
                                     >
89
     cs_invvn01c
                                                                           0.000
                                          NOT
                                                  6
                                                      0
                                                          0.000
                                                                  24
                                                                        0
                              11c
4
     cs invvn11c
                                    >
                                                                           0.000
                                                  4
                                                      0
                                                          0.000
                                                                  24
                                                                        0
                              10c
                                          NOT
6
     cs_invvn10c
                                    >
                                                                            0.000
                                           NOT
                                                  6
                                                       0
                                                          0.000
                                                                  132
                                                                         0
                               12c
22
                                     >
     cs_invvn12c
                                                          0.000
                                                                  28
                                                                           0.000
                                          NOT
                                                  4
                                                       0
                                                                        0
7
                              09c
     cs_invvn09c
                                    >
                                                                   48
                                                                            0.000
                                                  2
                                                          0.000
                                                                        0
                                           NOT
                                                       0
                               07c
                                     >
24
     cs_invvn07c
                                                           0.000
                                                                   40
                                                                            0.000
                                          NOT
                                                 10
                                                       0
                                                                        0
                              15c
4
     cs invvn15c
                                    >
                                                          0.000
                                                                   22
                                                                        0
                                                                            0.000
                                           NOT
                                                  2
                                                       0
11
     cs invvn06c
                               06c
                                   . >
                                                  2
                                                          0.000
                                                                   24
                                                                        0
                                                                            0.000
                                                       0
                                           NOT
12
     cs invvn05c
                               05c
                                   . >
                                                                  40
                                                                        0
                                                                           0.000
                                          NOT
                                                  8
                                                       0
                                                          0.000
5
     cs_invvn13c
                              13c
                                    >
                                                           0.000
                                                                   10
                                                                         0
                                                                            0.000
                                          NOT
                                                  10
                                                       0
1
     cs_invvn14b
                              14b
                                    >
                                                          0.000
                                                                           0.000
                                                  4.
                                                       0
                                                                  16
                                                                        0
4
     cs invvn08c
                              08c
                                    >
                                          NOT
                                                  2
                                                                        0
                                                                           0.000
     cs_invvn02c
                              02c
                                    >
                                          NOT
                                                       0
                                                          0.000
                                                                  12
6
                                                          0.000
                                                                       0
                                                                           0.000
                              14c
                                    >
                                          NOT
                                                  8
                                                       0
                                                                   8
1
     cs_invvn14c
                                                                       0
                                                                           0.000
                              04c
                                    >
                                          NOT
                                                  2
                                                       0
                                                          0.000
                                                                   6
3
     cs invvn04c
                              19c
                                    >
                                          NOT
                                                 25
                                                       0
                                                          0.000
                                                                   25
                                                                         0
                                                                            0.000
1
     cs_invvn19c
                                                 14
                                                           0.000
                                                                            0.000
                                          NOT
                                                       0
                                                                   28
                                                                         0
                              16c
                                    >
2
     cs_invvn16c
                                                                   28
                                                                            0.000
                                           OAI
                                                  14
                                                       0
                                                           0.000
                                                                         0
                               10c
                                     >
2
     cs_oa21n10c
                                           OAI
                                                  6
                                                       0
                                                          0.000
                                                                   6
                                                                        0
                                                                           0.000
                               03c
                                     >
1
     cs oa22n03c
                                          REG
                                                  25
                                                       0
                                                           0.000
                                                                  550
                                                                         0
                                                                             0.000
                              07c
22
     cl invvn07c
                                    >
                                                       0
                                                           0.000
                                                                  750
                                                                             0.000
                                                  25
                                                                         0
                              07d
                                     >
                                           REG
30
     cl_invvn07d
                                                                          0
                                                                             0.000
                                           REG
                                                  26
                                                        0
                                                           0.000
                                                                   468
                               07c
                                     >
     cl_nnd2n07c
18
                                                                             0.000
                                                  33
                                                        0
                                                           0.000
                                                                   264
                                                                          0
                                           REG
                               07c
8
     cl ao22n07c
                                     >
                                                                            0.000
                                                  29
                                                                   58
                                                                         0
                                           REG
                                                        0
                                                           0.000
2
     cl_nnd3n07c
                               07c
                                     >
                                                  26
                                                       0
                                                           0.000
                                                                   26
                                                                         0
                                                                            0.000
                              06c
                                    >
                                          REG
1
     cl_nor2n06c
                                                                            0.000
                                                  30
                                                        0
                                                           0.000
                                                                   30
                                                                         0
                               07c
                                           REG
1
     cl ao21n07c
                                                  30
                                                        0
                                                           0.000
                                                                   30
                                                                         0
                                                                             0.000
                               07c
                                           REG
1
     cl_oa21n07c
                                                        70
                                                                0.000
                                                                         70
                                                                               0
                                                                                  0.000
                                     > SEQUENTIAL
                                                             0
     cb_mode_block
                                  Α
1
                                                                     480
                                                                             0
                                                                                0.000
                                                     80
                                                           0
                                                              0.000
6
     cb_clk_32_1
                                   > SEQUENTIAL
                                                                     8
                                                            0.000
                                                                          0
                                                                             0.000
                               01b
                                           XNOR
                                                    8
                                                         0
1
     cs_xbn2n01b
                                     >
                                                                    8
                                                                         0
                                                                            0.000
                                           XOR
                                                   8
                                                        0
                                                           0.000
                               01d
 1
     cs xbo2n01d
```

Levels	Outp	out
0	1	*
1	55	50* plus *****
2	·1	*
3	8	*****
4	1	*
10	3	***
11	1	*
12	3	***

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
    2
0
 1
   943
       2
    100
       100* plus
 3
    41
4
    16
5
6
    11
```

```
8
 13
 14
 20
        1
[End of measure]
[measure]: Execution time was 0.6 seconds.
      > write end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End....New Endpoint Report.
Sun Apr 18 21:59:11 1999
Part: IDCDSUC
                                    EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                 Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                              Max. Endpoints: 3
Sort Field: Slack
                       Abbreviation Comparison/Description
 Cause of Slack
                                   Slack due to a point downstream on path
                        SIkCont
 Slack Continuation
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                         RAT
                                        ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                         ClkGSet
 Clock Gating Setup
ARRIVAL TIME + ADJUST.)
                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
 Clock Gating Hold
                        ClkGHld
ARRIVAL TIME + ADJUST )
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                          CIKTPW
 Clock Tree Pulse Width
TRAILING EDGE)
                             ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                    Setup
ADJUST)
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                    Hold
 Hold
ADJUST)
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                       EndOfC
 EndOfCycle
ADJUST)
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                        CIkPW
 ClockPulseWidth
TRAILING EDGE )
                                   ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
                        ClkSep
 ClockSeparation
ARRIVAL TIME + ADJUST )
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                    ALTest
 Loop
CLOCK + ADJUST )
                                  Slack discontinuity due to failed test
                        ATLimit
 Arrival Time Limiting
                                                                     Delay/ Failed Test/
                                  LimitedAT/
  Num/
                                             AT Slack Slew CL FO Cell
                                                                             P Func T.Adi
                                  E Phase
  Test PinName
NetName
                                             2977 -1978 3847 1011 1 PO
                                                                                       0
                                   R C3+R
    1 dcd_succ_last_t1
dcd_succ_last_t1
                                                                     0
                                     999
RAT
                                              2977 -1978 3847 1011 1 IOPAD
                                                                                   IOPAD
                                    R C3+R
----> BOX714/OUT
```

0 dcd_succ_last_t1

> BOX714/IN	R C3+R 2977 -1978 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0> C167/y	R C3+R 2977 -1978 3847 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0> C167/a	F C3+R 1115 -1978 55 139 4 cs_invvn 01c NOT
1862 N675 >{a} C2738/y 0 N675	F C3+R 1115 -1978 55 139 4 cs_nnd2n 14b NAND
> C2738/b 31 N1692	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14b NAND
>{b} C2725rwr/y 0 N1692	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14c NAND
> C2725rwr/a 49 N1479	F C3+R 1035 -1978 93 168 2 cs_nnd2n 14c NAND
>{c} C2721rwr/y 0 N1479	F C3+R 1035 -1978 93 168 2 cs_nnd3n 12c NAND
> C2721rwr/c 59 N1497	R C3+R 975 -1978 179 95 2 cs_nnd3n 12c NAND
>{d} C2709rwr/y 0 N1497	R C3+R 975 -1978 179 95 2 cs_nor3n 10c NOR
> C2709rwr/a 76 N1986	
>{e} C2677rwr_0/y 0 N1986	F C3+R 899 -1978 50 53 1 cs_nnd2n 12c NAND
> C2677rwr_0/b 27 N1094	R C3+R 872 -1978 74 88 2 cs_nnd2n 12c NAND
27 N1094 >{f} C2909/y 0 N1094 > C2909/a	R C3+R 872 -1978 74 88 2 cs_nnd2n 14c NAND
Ÿ.	
> C2909/a	F C3+R 835 -1978 80 108 1 cs_nnd2n 14c NAND
37 dcd_mcr41_blk&0> BOX615/OUT	F C3+R 835 -1978 80 108 1 cs_nnd2n 14c NAND F C3+R 835 -1978 80 108 1 IOPAD IOPAD
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN	
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 IOPAD IOPAD
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 IOPAD IOPAD 0
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 IOPAD IOPAD 0
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 999 0
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 999 0
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 999 F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E-C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 Cs_invvn 01c NOT
37 dcd_mcr41_blk&0> BOX615/OUT 0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk> dcd_mcr41_blk dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 IOPAD IOPAD E C3+R 835 -1978 80 108 1 IOPAD IOPAD 0 F C3+R 835 -1978 80 108 1 PI 0 F C3+R 2574 -1575 2362 1011 1 PO 0 F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD F C3+R 2574 -1575 2362 1011 1 CS_INVVN 01c NOT R C3+R 1138 -1575 92 139 4 cs_INVVN 01c NOT

> 6248770	N C3+N 1037 -1373 03 124 2 63_1110211 146 14/110
37 N1587	
> C1952/y	R C3+R 1057 -1575 69 124 2 cs_invvn 14b NOT
0 N1587	
> C1952/a	F C3+R 1016 -1575 80 139 2 cs_invvn 14b NOT
41 num_dcd_cyl&0(1)	
> BOX679/OUT	F C3+R 1016 -1575 80 139 2 IOPAD IOPAD
0 num_dcd_cyl&0(1)	
> BOX679/IN	F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0
num_dcd_cyl(1)	
> num_dcd_cyl(1)	F C3+R 1016 -1575 80 139 2 Pl 0
num_dcd_cyl(1)	•
3 local_milli_t2.reg_n.lat_0/a	F C3+R 2818 -1499 48 31 1 cl_invvn 07c SRL
41 N2054	
Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	
> C3011/y	F C3+R 2818 -1499 48 31 1 cs_invvn 07c NOT 0
N2054	
> C3011/a	R C3+R 2781 -1499 466 92 3 cs_invvn 07c NOT
37 N73	
>{a} C2794/y	R C3+R 2781 -1499 466 92 3 cs_ao12n 03c AOI
0 N73	
> C2794/a2	F C3+R 2540 -1499 115 18 1 cs_ao12n 03c AOI
241 N1866	
>{b} C2555/y	F C3+R 2540 -1499 115 18 1 cs_ao12n 03c AOI
0 N1866	in the second se
> C2555/b	R C3+R 2431 -1499 3912 1044 3 cs_ao12n 03c AOI
109 iu_reset_op_c_t1&0	······································
>{c} C2393/y	R C3+R 2431 -1499 3912 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	
> C2393/a	F C3+R 474 -1499 78 137 3 cs_nnd2n 02c NAND
1958 gbfonet_6	
> gbfocell_6/y	F C3+R 474 -1499 78 137 3 cs_invvn 09c NOT 0
gbfonet_6	
> gbfocell_6/a	R C3+R 410 -1499 217 43 1 cs_invvn 09c NOT
64 N2031	
>{d} C2162/y	R C3+R 410 -1499 217 43 1 cs_nnd3n 02c NAND
0 N2031	
> C2162/b	F C3+R 303 -1499 57 49 3 cs_nnd3n 02c NAND
107 exc_cond_q	
> exc_cond.reg_n.lat_0/l2_out_	n F C3+R 303 -1499 57 49 3 cl_invvn 07d SRL
0 exc_cond_q	
> exc_cond.reg_n.lat_0/c2	R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL
143 slow_mode.c2_4	
> slow_mode.clockblock_3/c2	R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB
0 slow_mode.c2_4	
-	

R C3+R 1057 -1575 69 124 2 cs_nnd2n 14e NAND

---> C2487/b

> get_default_delay_synlimit

> tc_parm OFFSET(0)

> tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...

[[]tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000 [tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172

```
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
         > quick texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, WO...
>>1: [quick]:(
texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, WORST, SIMILAR, VIEW(TRULE_BASE_AU
TOGEN), NO VIOLATIONS));
-1978.02 Avg: -210.98
[BD-500000]: texpand CMVC version 1.13.1.9 compiled on Apr 13 1999 at 18:26:58
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting SORT_PINS option.
[texpand]: setting NO_PRIMITIVES option.
[texpand]: setting WORST option.
[texpand]: setting SIMILAR option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
-1978.02 Avg: -210.98
[texpand]: TRULE view TRULE_BASE_AUTOGEN was found.
maximum area for proto box IDCDSUC is 4525
Rel 0.5 Compiled on Apr 13 1999 at 18:30:09.
-1978.02 Avg: -210.98
Selected 401 critical boxes of 923 total.
[quick]: Number of boxes to process is 401.
[quick]: Number of boxes processed is 0.
[pattern_util]: CMVC version 1.19 compiled on Apr 1 1999 at 05:05:05.

[BD-80000]: pattern CMVC version 1.21.1.1 compiled on Apr 8 1999 at 05:25:52
-1978.02 Ava: -206.57
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.6 seconds.
[BD-502600]: 11 gates checked and 1 expanded.

> get_default_delay_synlimit
         > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
         > quick {texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, W...
>>]: [quick]:( texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, WORST_
,VIEW(TRULE_BASE_AUTOGEN) NO_VIOLATIONS) );
-1978.02 Avg: -206.57
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting SORT_PINS option.
[texpand]: setting NO_PRIMITIVES option.
[texpand]: setting WORST option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
```

```
-1978.02 Avg: -206.57
[texpand]: TRULE view TRULE_BASE_AUTOGEN was found.
maximum area for proto box IDCDSUC is 4525
-1978.02 Avg: -206.57
Selected 400 critical boxes of 922 total.
[quick]: Number of boxes to process is 400.
[quick]: Number of boxes processed is 0.
-1978.02 Avg: -206.57
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.4 seconds.
[BD-502600]: 10 gates checked and 0 expanded.
        > get default delay synlimit
         > tc parm OFFSET(0)
       > tc_parm_WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
       > quick {texpand(SCORE(ALL),PUSH,SORT_PINS,NO_PRIMITIVES,W...
>>1: [quick]:(
texpand(SCORE(ALL),PUSH,SORT_PINS,NO_PRIMITIVES,WORST,SIMILAR,VIEW(TRULE_AND_OR
             ,NO_VIOLATIONS) );
AUTOGEN)
-1978.02 Avg: -206.57
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting SORT_PINS option.
[texpand]: setting NO_PRIMITIVES option.
[texpand]: setting WORST option.
[texpand]: setting SIMILAR option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
-1978.02 Avg: -206.57
[texpand]: TRULE view TRULE_AND_OR_AUTOGEN was found.
maximum area for proto box IDCDSUC is 4525
-1978.02 Avg: -206.57
Selected 400 critical boxes of 922 total.
[quick]: Number of boxes to process is 400.
[quick]: Number of boxes processed is 0.
-1978.02 Avg: -206.57
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.0 seconds.
[BD-502600]: 0 gates checked and 0 expanded.
         > get_default_delay_synlimit
          > tc parm OFFSET(0)
        > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc parm]: [set benefit per unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
```

```
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
        > quick {texpand(SCORE(ALL), PUSH, SORT_PINS, NO_PRIMITIVES, W...
>>]: [quick]:( texpand(SCORE(ALL), PUSH, SORT PINS, NO PRIMITIVES, WORST
,VIEW(TRULE_AND_OR_AUTOGEN) ,NO_VIOLATIONS));
-1978.02 Avg: -206.57
Itexpandl: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting SORT_PINS option.
[texpand]: setting NO_PRIMITIVES option.
[texpand]: setting WORST option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
-1978.02 Avg: -206.57
[texpand]: TRULE view TRULE_AND_OR_AUTOGEN was found.
maximum area for proto box IDCDSUC is 4525
-1978.02 Avg: -206.57
Selected 400 critical boxes of 922 total.
[quick]: Number of boxes to process is 400.
[quick]: Number of boxes processed is 0.
-1978.02 Avg: -206.57
Pattern hint flag is inactive.
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.0 seconds.
[BD-502600]: 0 gates checked and 0 expanded.
        > get_default_delay_synlimit
  > tc_parm OFFSET(0)
       > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
       > quick tmerge(SCORE(ALL),ORD2,SORT_PINS,NO_VIOLATIONS)
>>]: [quick]:( tmerge(SCORE(ALL),ORD2,SORT_PINS,NO_VIOLATIONS) );
-1978.02 Avg: -206.57
[tmerge]: Compiled on Mar 31 1999 at 11:35:37.
[tmerge]: setting SCORE option to ALL.
[tmerge]: setting ORD2 option.
[tmerge]: setting SORT_PINS option.
[tmerge]: setting NO_VIOLATIONS option.
-1978.02 Avg: -206.57
maximum area for proto box IDCDSUC is 4525
-1978.02 Avg: -206.57
Selected 400 critical boxes of 922 total.
[quick]: Number of boxes to process is 400.
[quick]: Number of boxes processed is 0.
-1978.02 Avg: -206.57
[tmerge]: applied 0 times
      > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
```

Sun Apr 18 21:59:14 1999

Part: IDCDSUC

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 3

Cause of Slack

Num/

0 N1692

Test PinName

Abbreviation Comparison/Description

Slack due to a point downstream on path Slack Continuation SlkCont (ARRIVAL TIME < REQUIRED ARRIVAL TIME) **RAT** Required Arrival Time (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL Asserted Required Arrival Time AssrtRAT TIME) (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK Clock Gating Setup ClkGSet ARRIVAL TIME + ADJUST) (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK CIKGHId Clock Gating Hold ARRIVAL TIME + ADJUST) (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK Clock Tree Pulse Width **CIKTPW** TRAILING EDGE) (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup Setup ADJUST) (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + Hold Hold ADJUST) (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + **EndOfC** EndOfCycle ADJUST) (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK **CIkPW** ClockPulseWidth TRAILING EDGE) (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ClkSep . ClockSeparation ARRIVAL TIME + ADJUST) (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM Loop ALTest CLOCK + ADJUST) Slack discontinuity due to failed test Arrival Time Limiting _ATLimit

NetName	
	······································
1 dcd_succ_last_t1	R C3+R 2977 -1978 3847 1011 1 PO 0
dcd_succ_last_t1	
RAT	999 0
> BOX714/OUT	R C3+R 2977 -1978 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	
> BOX714/IN `	R C3+R 2977 -1978 3847 1011 1 IOPAD IOPAD '
0 dcd_succ_last_t1&0	
> C167/y	R C3+R 2977 -1978 3847 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0	
> C167/a	F C3+R 1115 -1978 55 139 4 cs_invvn 01c NOT
1862 N675	
>{a} C2738/y	F C3+R 1115 -1978 55 139 4 cs_nnd2n 14b NAND
0 N675	
> C2738/b	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14b NAND
31 N1692	
>{b} C2725rwr/y	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14c NAND

AT Slack Slew CL FO Cell

LimitedAT/

E Phase

Delay/ Failed Test/

P Func T.Adj

> C2725rwr/a 49 N1479	FC3+R	1035 -1978	93	168 2 cs_nnd2n	14c NAND
>{c} C2721rwr/y 0 N1479	F C3+R	1035 -1978	93	168 2 cs_nnd3r	12c NAND
> C2721rwr/c	R C3+R	975 -1978	179	95 2 cs_nnd3n	12c NAND
59 N1497 >{d} C2709rwr/y	R C3+R	975 -1978	179	95 2 cs_nor3n	10c NOR
0 N1497 > C2709rwr/a	F C3+R	899 -1978	50	53 1 cs_nor3n	10c NOR
76 N1986 >{e} C2677rwr_0/y	F C3+R	899 -1978	50	53 1 cs_nnd2r	12c NAND
0 N1986 > C2677rwr_0/b	R C3+R	872 -1978	74	88 2 cs_nnd2n	12c NAND
27 N1094 >{f} C2909/y	R C3+R	872 -1978 7	74 8	38 2 cs_nnd2n	14c NAND
0 N1094 > C2909/a	F C3+R	835 -1978 8	30 10	08 1 cs_nnd2n	14c NAND
37 dcd_mcr41_blk&0 > BOX615/OUT	F C3+R	835 -1978	80	108 1 IOPAD	IOPAD
0 dcd_mcr41_blk&0 > BOX615/IN	F C3+R	835 -1978	80	108 1 IOPAD	IOPAD 0
dcd_mcr41_blk > dcd_mcr41_blk	F C3+R	835 -1978	80	108 1 PI	0
dcd_mcr41_blk		*			

2 dcd_succ_last_t1 F C3+R 2574 1575 2362 1011 1 PO dcd_succ_last_t1 RAT ----> BOX714/OUT FC3+R 2574 -1575 2362 1011 1 IOPAD IOPAD 0 dcd_succ_last_t1 ----> BOX714/IN FC3+R 2574 -1575 2362 1011 1 IOPAD IOPAD 0 dcd_succ_last_t1&0 ----> C167/y FC3+R 2574 -1575 2362 1011 1 cs_invvn 01c NOT 0 dcd_succ_last_t1&0 ----> C167/a RC3+R 1138 -1575 92 139 4 cs_invvn 01c NOT 1436 N675 ---->{a} C2738/y .R C3+R 1138 -1575 139 4 cs_nnd2n 14b NAND 0 N675 ----> C2738/a FC3+R 1094 -1575 108 1 cs_nnd2n 14b NAND 65 44 last_cycle ---->{b} C2487/y FC3+R 1094 -1575 108 1 cs nnd2n 14e NAND 0 last cycle ----> C2487/b R C3+R 1057 -1575 124 2 cs_nnd2n 14e NAND 37 N1587 ----> C1952/v RC3+R 1057 -1575 69 124 2 cs_invvn 14b NOT 0 N1587 ----> C1952/a FC3+R 1016 -1575 80 139 2 cs_invvn 14b NOT 41 num_dcd_cyl&0(1) ----> BOX679/OUT FC3+R 1016 -1575 80 139 2 IOPAD **IOPAD** 0 num_dcd_cyl&0(1) ----> BOX679/IN FC3+R 1016 -1575 139 2 IOPAD **IOPAD** 0 num_dcd_cyl(1) ----> num_dcd_cyl(1) FC3+R 1016 -1575 80 139 2 PI 0 num_dcd_cyl(1)

 3 iu_reset_op_c_t1	R C3+R	2431 -1432 3912 1011 1 PO 0
iu_reset_op_c_t1		
RAT	999	. 0
> BOX716/OUT	R C3+F	R 2431 -1432 3912 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1		
> BOX716/IN	R C3+R	2431 -1432 3912 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0		
>{a} C2393/y	R C3+R	2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0		
> C2393/a	F C3+R	474 -1432 78 137 3 cs_nnd2n 02c NAND
1958 gbfonet_6		
> gbfocell_6/y	F C3+R	474 -1432 78 137 3 cs_invvn 09c NOT 0
gbfonet_6		
> gbfocell_6/a	R C3+R	410 -1432 217 43 1 cs_invvn 09c NOT
64 N2031		ALCO ALCO CATE ACCAS AND CONTRACTOR
>{b} C2162/y	R C3+R	410 -1432 217 43 1 cs_nnd3n 02c NAND
0 N2031	5 00 B	000 4400 F7 40 0 as modes 000 NAND
> C2162/b	F C3+R	303 -1432 57 49 3 cs_nnd3n 02c NAND
107 exc_cond_q	. · .	C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
> exc_cond.reg_n.lat_0/l2_out_	() F	C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
0 exc_cond_q	D Ca	3+ 160 N/C 60 239 14 cl_invvn 07d SRL
> exc_cond.reg_n.lat_0/c2 143 slow_mode.c2_4	n OS	57 100 14/C 00 233 14 CI_IIIVVII 0/G 0/IL
> slow_mode.clockblock_3/c2	R	C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB
0 slow_mode.c2_4		·
0 3low_11lodc.cz_4		

> measure

The model <IDCDSUC> has: 122 **Primary Inputs Primary Outputs** 73 0 **Primary BIDIs** Signals 1145 **Gate Count** 922 1759 Connections 83 Master REG Bits 83 Slave REG Bits 4525 Internal Area 0 External Area Gates/Connects 0.524161 **Fanout Count** 1759 Average Fanout 1.536245 Avg Tech Box Size 4.907809 0.010780 Tech Box Size Stddev = Power 0.000000

R-E-A-LS-T-A-T-I-S-T-I-C-S***

 Real signals
 =
 770

 Real boxes
 =
 547

 Real connections
 =
 1384

 Real LSTs
 =
 2154

 Real ICells/box
 =
 8.272395

Real LSTs/box 3.937843 Real nets/box = 1.407678 Cell Total Each Cell Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power 7 cs ao22n03c 03c AOI 6 0 0.000 42 0 0.000 3 cs ao12n03c 03c AOI 4 0 0.000 12 0 0.000 > 1 cs ao22n10c 10c AOI 0.000 > 18 0 18 0 0.000 1 cs ao12n04c 04c AOI 4 0 0.000 4 0 0.000 **BRKPT** 180 BRKPT 0 0 0.000 0 0 0.000 195 **IOPAD** > **IOPAD** 0 0 0.000 0 0 0.000 164 cs nnd2n02c 02c > **NAND** 3 0.000 492 0 0.000 1 cs_nnd2n10c 10c NAND 8 0 0.000 8 0 0.000 > 24 02c **NAND** cs_nnd3n02c 4 0 0.000 96 0 0.000 > 2 cs_nnd2n05c 05c NAND 4 0 0.000 8 0 0.000 > 5 03c 5 cs nnd4n03c NAND 0 25 0.000 0 0.000 > 1 cs nnd2n13c 13c NAND 15 0 0.000 15 0 0.000 3 cs nnd2n04c 04c NAND 3 0 0.000 9 0.000 O 1 cs_nnd3n07c 07c **NAND** 6 0.000 0 6 0 0.000 > 1 cs nnd2n14e 14e NAND 19 0 0.000 19 0.000 > 2 cs nnd2n03c 03c > NAND 3 0 0.000 6 0 0.000 3 cs_nnd2n07c 07c NAND 4 0 0.000 12 0. 0.000 > 2 cs_nnd2n11c 11c NAND 11 0 0.000 22 0 0.000 1 cs nnd2n14b 14b **NAND** 20 0 0.000 20 0 0.000 > 1 22 cs_nnd3n12c 12c NAND 0 22 > 0.000 0 0.000 cs_nnd4n06c 06c 1 - Nand -8 0 0.000 8 0 0.000 6 cs_nnd2n14c 14c > NAND 19 0 0.000 114 0 0.000 1 20 cs_nnd4n10c -10c ... NAND: 0 0.000 20 0 0.000 > 1 cs nnd2n06c 06c NAND 4 0 0.000 4 0.000 1 cs nnd3n05c 05c NAND 6 0 0.000 6 0 0.000 > 1 cs nnd2n12c 12c **NAND** 12 0 0.000 0.000 > 12 0 1 cs nnd3n10c 10c ---> NAND 12 0 0.000 12 0.000 2 cs nnd2f03c 03c NAND 4 0.000 > 0 8 0 0.000 10 cs_nor2n02c 02c NOR 3 0 0.000 30 > 0 0.000 0 1 cs_nor3n03c 03c > NOR 4 0.000 4 0 0.000 0.000 1 cs nor2n12c 12c > NOR 12 0 12 0 0.000 1 cs_nor2n04c 04c > NOR 3 0 0.000 3 0 0.000 1 NOR 12 cs_nor3n10c 10c > 12 0 0.000 0.000 1 cs_nor2n09c 09c > NOR 7 0 0.000 7 0 0.000 89 2 cs_invvn01c 01c > NOT 0 0.000 178 0.000 4 11c 6 0.000 24 cs_invvn11c NOT 0 0 0.000 > 6 cs_invvn10c 10c > NOT 4 0 0.000 24 0 0.000 22 NOT 0.000 cs_invvn12c 12c > 6 0 132 0.000 0 7 cs_invvn09c 09c NOT 4 0.000 28 0 0 0.000 > 21 NOT 2 cs_invvn07c 07c 0 0.000 42 0 0.000 > 4 cs invvn15c 15c NOT 10 0 0.000 40 0 0.000 > NOT 11 cs_invvn06c 06c 2 0 22 > 0.000 0 0.000 12 2 cs_invvn05c 05c > NOT 0 0.000 24 0 0.000 5 cs_invvn13c 13c > NOT 8 0 0.000 40 0 0.000 1 cs_invvn14b NOT 10 14b > 0 0.000 10 0 0.000 4 cs_invvn08c 08c > NOT 4 0 0.000 16 0 0.000 6 2 cs_invvn02c 02c > NOT 0 0.000 12 0 0.000 1 cs_invvn14c 14c NOT 8 0 0.000 8 > 0 0.000 3 cs_invvn04c 04c NOT 2 0.000 6 0.000 0

```
0.000
                                                             25
                                                                  0
                                                                     0.000
                                       NOT
                                             25
                                                   0
                           19c
                                 >
1
    cs_invvn19c
                                       NOT
                                             14
                                                  0
                                                      0.000
                                                             28
                                                                  0
                                                                     0.000
                           16c
2
    cs_invvn16c
                                 >
                                                                 0.000
                                                     0.000
                                                             2
                                              2
                                       NOT
                                                  0
    cs_invvn03c
                           03c
1
                                                             28
                                                                      0.000
                                                      0.000
                                                                   0
                            10c
                                       OAI
                                             14
                                                   0
2
    cs_oa21n10c
                                                     0.000
                                                             6
                                                                  0.000
                                       OAI
                                              6
                                                  0
                            03c
    cs_oa22n03c
1
                                                      0.000
                                                                      0.000
                                             25
                                                   0
                                                             550
                                                                   0
                           07c
                                       REG
     cl_invvn07c
                                 >
22
                                                      0.000
                                                                      0.000
                                              25
                                                   0
                                                             750
                                                                   0
                                       REG
                            07d
30
     cl_invvn07d
                                 >
                                                      0.000
                                                             468
                                                                    0
                                                                      0.000
                                              26
                                       REG
                                                   0
                            07c
     cl_nnd2n07c
18
                                                                   0.000
                                                             264
                                                   0
                                                      0.000
                            07c
                                  >
                                       REG
                                              33
    cl_ao22n07c
8
                                                                      0.000
                                              29
                                                   0
                                                      0.000
                                                              58
                                                                   0
                            07c
                                       REG
2
    cl_nnd3n07c
                                  >
                                                                      0.000
                                                      0.000
                                                             26
                                                                   0
                                       REG
                                             26
                                                   0
    cl_nor2n06c
                            06c
                                 >
1
                                                                   0
                                                                      0.000
                                       REG
                                              30
                                                   0
                                                      0.000
                                                              30
                            07c
1
    cl ao21n07c
                                              30
                                                   0
                                                      0.000
                                                              30
                                                                   0
                                                                      0.000
                                       REG
    cl_oa21n07c
                            07c
1
                                                                        0.000
                                                        0.000
                                                                   70
                                  > SEQUENTIAL
                                                   70
    cb_mode_block
1
                                                               480
                                                                      0.000
                                > SEQUENTIAL
                                                80
                                                      0
                                                         0.000
    cb_clk_32_1
6
                                                               8
                                                                    0
                                                                      0.000
                                       XNOR
                                                8
                                                    0
                                                       0.000
                            01b
1
    cs_xbn2n01b
                                                      0.000
                                                               8
                                                                   0
                                                                      0.000
                                               8
                                                   0
                                        XOR
                            01d
     cs_xbo2n01d
1
```

```
# of
Levels Output
 0
        1
        55
  1
  2
        1
  3
        8
  4
        1
         3
 10
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
  0
        7
  2
        20
  3
         1
         5
  4
  5
         3
  6
        10
  7
         3
  9
         1
 10
         6
 12
         1
 13
         2
          4
 14
         10
 15
 16
          3
         14
 17
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
     2
 0
         942
 1
 2
    100
         100* plus
 3
    41
 4
    16
 5
     7
 6
    11
 7
8
13
     3
14
20
```

[End of measure]

[fantom]: Execution time was 0.0 seconds.

[BD-500701]: Added 0 inverters.

```
[measure]: Execution time was 0.6 seconds.
       > critical repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCO...
critical(
repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED), faninv(LIMITED));
-1978.02 Avg: -206.57
maximum area for proto box IDCDSUC is 4525
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
[BD-500000]: clone CMVC version 1.20 compiled on Apr 13 1999 at 18:21:21
setting SCORE option to ALL.
setting ACTUAL option.
setting RE_POWER option.
setting INC mode.
setting NO_VIOLATIONS option.
[BD-500000]: fantom CMVC version 1.54 compiled on Apr 13 1999 at 18:23:22
[BD-500704]: (W) No noninverting buffers in technology, serial buffer insertion will not be done.
-1978.02 Avg: -206.57
ArrayNum: 9 ArrayMax: 922
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.3 seconds.
[BD-500700]: Added 0 buffers.
```

```
[faninv]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 36 times and applied 0 of them.
      > nextbox synexpand(XPANDVIEW)
>>]: nextbox( synexpand(XPANDVIEW) );
[restore_pin_keywords]: restored 0 keywords
>>1: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
Isynsasnamel: Execution time was 0.0 seconds.
[restore_pin_keywords]: deleted 0 nets and pins
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1145 signals, 922 usage boxes and 1759 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
       > measure
 The model <IDCDSUC> has:
 Primary Inputs
                              122
 Primary Outputs
                               73
 Primary BIDIs
                               0
 Signals
                           1145
 Gate Count
                             922
 Connections
                             1759
 Master REG Bits
                                83
                               83
 Slave REG Bits
 Internal Area
                            4525
 External Area
                               0
 Gates/Connects
                            0.524161
 Fanout Count
                              1759
 Average Fanout
                            1.536245
 Avg Tech Box Size =
                             4.907809
 Tech Box Size Stddev =
                              0.010780
 Power
                         0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
 Real signals
                             770
                             547
 Real boxes
 Real connections
                               1384
 Real LSTs
                            2154
 Real ICells/box
                           8.272395
 Real LSTs/box
                            3.937843
                           1.407678
 Real nets/box
 Cell
                Total
 Each
                 Cell
                                                                          Int Ext Power
                                 Power Level Function
                                                        Int Ext Power
Type Cnt Boxname
                                                                    42
                                                        0
                                                            0.000
                                                                             0.000
  7
                                 03c
                                             AOI
                                                    6
       cs_ao22n03c
                                             AOI
                                                    4
                                                        0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
                                 03c
  3
       cs ao12n03c
                                                                    18
                                                   18
                                                         0
                                                            0.000
                                                                          0
                                                                             0.000
                                 10c
                                             AOI
   1
       cs_ao22n10c
                                      >
```

```
1
     cs_ao12n04c
                               04c
                                           AOI
                                                       0
                                                          0.000
                                                                   4
                                                  4
                                                                       0
                                                                          0.000
180
      BRKPT
                                        BRKPT
                                                  0
                                                      0
                                                          0.000
                                                                  0
                                                                       0
                                                                          0.000
                                   >
195
      IOPAD
                                       IOPAD
                                                 0
                                                     0
                                                         0.000
                                                                 0
                                                                      0
                                  >
                                                                         0.000
164
                                02c
                                                     3
      cs nnd2n02c
                                            NAND
                                                                    492
                                      >
                                                          0
                                                             0.000
                                                                           0
                                                                              0.000
 1
     cs nnd2n10c
                               10c
                                           NAND
                                                    8
                                     >
                                                        0
                                                            0.000
                                                                    8
                                                                         0
                                                                            0.000
24
      cs_nnd3n02c
                                02c
                                      >
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                                                    96
                                                                          0
                                                                             0.000
2
     cs_nnd2n05c
                               05c
                                     >
                                           NAND
                                                    4
                                                        0
                                                            0.000
                                                                    8
                                                                         0
                                                                            0.000
 5
     cs_nnd4n03c
                               03c
                                     >
                                           NAND
                                                    5
                                                        0
                                                            0.000
                                                                    25
                                                                         0
                                                                             0.000
 1
     cs_nnd2n13c
                               13c
                                           NAND
                                                   15
                                                         0
                                                                    15
                                     >
                                                            0.000
                                                                          0
                                                                             0.000
 3
     cs_nnd2n04c
                               04c
                                           NAND
                                                    3
                                                            0.000
                                     >
                                                        0
                                                                    9
                                                                         0
                                                                            0.000
     cs_nnd3n07c
                               07c
                                           NAND
 1
                                     >
                                                    6
                                                            0.000
                                                                    6
                                                        0
                                                                         0
                                                                            0.000
 1
     cs_nnd2n14e
                               14e
                                     >
                                           NAND
                                                   19
                                                         0
                                                            0.000
                                                                    19
                                                                        0.000
 2
     cs nnd2n03c
                               03c
                                     >
                                           NAND
                                                    3
                                                        0
                                                            0.000
                                                                            0.000
                                                                    6
                                                                         0
 3
     cs_nnd2n07c
                               07c
                                           NAND
                                                    4
                                     >
                                                        0
                                                            0.000
                                                                    12
                                                                         0
                                                                             0.000
 2
     cs_nnd2n11c
                               11c
                                     >
                                           NAND
                                                   11
                                                         0
                                                            0.000
                                                                    22
                                                                          0
                                                                             0.000
 1
     cs nnd2n14b
                               14b
                                     >
                                           NAND
                                                   20
                                                         0
                                                            0.000
                                                                    20
                                                                          0
                                                                             0.000
 1
     cs_nnd3n12c
                               12c
                                     >
                                           NAND
                                                   22
                                                         0
                                                            0.000
                                                                    22
                                                                          0
                                                                             0.000
 1
     cs_nnd4n06c
                               06c
                                     >
                                           NAND
                                                    8
                                                        0
                                                            0.000
                                                                    8
                                                                         0
                                                                            0.000
 6
     cs_nnd2n14c
                               14c
                                           NAND
                                                   19
                                                         0
                                                            0.000
                                     >
                                                                    114
                                                                          0
                                                                             0.000
 1
     cs_nnd4n10c
                               10c
                                     >
                                           NAND
                                                   20
                                                         0
                                                            0.000
                                                                    20
                                                                          0
                                                                             0.000
     cs_nnd2n06c
                               06c
                                     >
                                           NAND
                                                    4
                                                        0
                                                            0.000
                                                                    4
                                                                         0
                                                                            0.000
 1
     cs_nnd3n05c
                               05c
                                     >
                                          NAND
                                                    6
                                                        0
                                                           0.000
                                                                         0
                                                                            0.000
                                                                    6
 1
     cs nnd2n12c
                               12c
                                     >
                                          NAND
                                                   12
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
 1
     cs nnd3n10c
                               10c
                                     >
                                          NAND
                                                         0
                                                            0.000
                                                   12
                                                                    12
                                                                          0
                                                                             0.000
2
     cs_nnd2f03c
                               03c >
                                          NAND
                                                   4
                                                        0
                                                           0.000
                                                                        0
                                                                           0.000
                                                                   8
10
     cs_nor2n02c
                               02c
                                           NOR
                                                   3
                                                        0
                                                           0.000
                                                                   30
                                     >
                                                                         0
                                                                            0.000
 1
     cs_nor3n03c
                               03c
                                     >
                                           NOR
                                                   4.
                                                       0.000
                                                                        0.
                                                                           0.000
                                                                   4
1
     cs nor2n12c
                               12c
                                     >
                                           NOR
                                                  12
                                                       0.000
                                                                  12
                                                                         0
                                                                            0.000
 1
     cs_nor2n04c
                               04c
                                           NOR
                                                  3
                                                       0
                                                          0.000
                                                                   3
                                                                        0
                                                                           0.000
                                     >
1
     cs_nor3n10c
                               10c
                                           NOR
                                                  12
                                                       0
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
                                     >
1
     cs_nor2n09c
                               09c
                                          NOR
                                                   7
                                                       0
                                                          0.000
                                                                   7
                                     >
                                                                        0
                                                                           0.000
89
                                                  2
     cs_invvn01c
                               01c
                                          NOT
                                                       0
                                                          0.000
                                                                  178 ----
                                     >
                                                                        0
                                                                           -0.000
4
                                                      Õ
     cs_invvn11c
                              11c
                                          NOT
                                                  6
                                                          0.000
                                                                  24
                                                                       0
                                                                           0.000
                                    >
6
     cs invvn10c
                                          NOT
                                                  4
                              10c
                                    >
                                                      0
                                                          0.000
                                                                  24
                                                                           0.000
                                                                       0
22
     cs_invvn12c
                                          NOT
                                                  6
                                                          0.000
                               12c
                                                       0
                                                                  132
                                     >
                                                                         0
                                                                            0.000
7
     cs_invvn09c
                                          NOT
                                                      0
                              09c
                                    >
                                                  4
                                                          0.000
                                                                  28
                                                                       0
                                                                           0.000
21
                                                          0.000
      cs_invvn07c
                               07c
                                          NOT
                                                  2
                                     >
                                                       0
                                                                  42
                                                                        0
                                                                           0.000
4
     cs_invvn15c
                              15c
                                          NOT
                                                 10
                                                       0
                                                          0.000
                                                                  40
                                                                        0
                                                                           0.000
                                    >
11
     cs_invvn06c
                               06c
                                          NOT
                                                  2
                                                       0
                                                          0.000
                                                                  22
                                     >
                                                                        0
                                                                           0.000
12
                                                  2
     cs invvn05c
                               05c
                                          NOT
                                                       0
                                                          0.000
                                                                  24
                                                                           0.000
                                     >
                                                                        0
5
     cs invvn13c
                              13c
                                          NOT
                                                  8
                                                      0
                                                          0.000
                                                                  40
                                    >
                                                                       0
                                                                           0.000
1
     cs_invvn14b
                              14b
                                    >
                                          NOT
                                                  10
                                                       0
                                                          0.000
                                                                  10
                                                                        0
                                                                           0.000
4
     cs_invvn08c
                              08c
                                    >
                                          NOT
                                                  4
                                                      0
                                                          0.000
                                                                  16
                                                                       0
                                                                           0.000
6
     cs_invvn02c
                              02c
                                          NOT
                                                  2
                                                      0
                                                          0.000
                                                                  12
                                    >
                                                                       0
                                                                           0.000
1
     cs_invvn14c
                              14c
                                    >
                                          NOT
                                                  8
                                                      0
                                                          0.000
                                                                  8
                                                                       0
                                                                          0.000
3
     cs_invvn04c
                              04c
                                    >
                                          NOT
                                                  2
                                                      0
                                                          0.000
                                                                  6
                                                                       0
                                                                          0.000
1
     cs_invvn19c
                              19c
                                    >
                                          NOT
                                                 25
                                                       0
                                                          0.000
                                                                  25
                                                                           0.000
                                                                        0
2
     cs_invvn16c
                              16c
                                          NOT
                                                 14
                                                          0.000
                                                                  28
                                    >
                                                       0
                                                                        0
                                                                           0.000
1
     cs_invvn03c
                              03c
                                          NOT
                                                  2
                                                      0
                                                          0.000
                                    >
                                                                  2
                                                                       0
                                                                          0.000
2
     cs_oa21n10c
                               10c
                                           OAI
                                                 14
                                                       0
                                                          0.000
                                                                  28
                                     >
                                                                        0
                                                                           0.000
1
     cs_oa22n03c
                               03c
                                           OAI
                                                  6
                                                      0
                                                          0.000
                                     >
                                                                  6
                                                                       0
                                                                          0.000
22
     cl invvn07c
                              07c
                                          REG
                                                 25
                                                       0
                                                          0.000
                                                                  550
                                    >
                                                                        0
                                                                            0.000
30
     cl invvn07d
                              07d
                                          REG
                                                 25
                                                       0
                                                          0.000
                                                                  750
                                    >
                                                                            0.000
                                                                         0
     cl_nnd2n07c
                                                  26
18
                               07c
                                     >
                                           REG
                                                       0
                                                           0.000
                                                                  468
                                                                         0
                                                                             0.000
8
     cl ao22n07c
                              07c
                                    >
                                          REG
                                                  33
                                                       0
                                                          0.000
                                                                  264
                                                                            0.000
                                                                         0
```

```
0.000
                         07c
                                   REG
                                         29
                                              0.000
                                                        58
   cl_nnd3n07c
2
                         06c
                                   REG
                                         26
                                              0.000
                                                        26
                                                             0
                                                                0.000
   cl_nor2n06c
                              >
1
                                         30
                                              0
                                                 0.000
                                                        30
                                                             0
                                                               0.000
                                   REG
                         07c
1
   cl_ao21n07c
                                                                0.000
                                                        30
                                          30
                                              0
                                                 0.000
                                                             0
   cl_oa21n07c
                         07c
                                   REG
1
                                                                  0.000
                                              70
                                                   0.000
                                                             70
                              > SEQUENTIAL
   cb_mode_block
1
                                                 0 0.000 480
                                                                0.000
                             > SEQUENTIAL
                                           80
   cb_clk_32_1
6
                                               0.000
                                                          8
                                                             0.000
                                   XNOR
                                           8
                          01b
   cs xbn2n01b
1
                                                 0.000
                                                         8
                                                             0
                                                               0.000
                                    XOR
                                           8
                                               0
   cs_xbo2n01d
                          01d
1
```

```
# of
Levels Output
        1
 0
              50* plus *****
        55
  1
 2
        1
        8
 3
 4
        1
 10
         3
         1
 11
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
       20
 3
        1
        5
.. 4
        3
 5
 6
        10
 7
        3
 9
        1
 10
         6
 12
         1
         2
 13
 14
         4
 15
        10
         3
 16
 17
        14
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
 0
       2
 1
      942
             900* plus
 2
      100
             100* plus
 3
       41
 4
       16
 5
       7
 6
       11
 7
       2
 8
       4
 13
        3
 14
       16
 20
        1
[End of measure]
[measure]: Execution time was 0.6 seconds.
      > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end point report..92476.
[ET-0019]: <End....New Endpoint Report.
Sun Apr 18 21:59:18 1999
Part: IDCDSUC
Mode : Late Mode / Nominal
                                    EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                 Max. Slack: 1,13427E+38
Sort Field: Slack
                               Max. Endpoints: 3
 Cause of Slack
                       Abbreviation Comparison/Description
 Slack Continuation
                        SlkCont
                                   Slack due to a point downstream on path
 Required Arrival Time
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                         RAT
 Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                         ClkGSet
                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                        ClkGHld
                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                          CIKTPW
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
 Setup
                              ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                    Setup
ADJUST)
 Hold
                   Hold
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST )
                      EndOfC
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
 EndOfCycle
ADJUST)
                        CIkPW
 ClockPulseWidth
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
 ClockSeparation
                        ClkSep
                                  ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
 Loop
                    ALTest
CLOCK + ADJUST )
 Arrival Time Limiting
                        ATLimit
                                  Slack discontinuity due to failed test
```

Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
1 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2977 -1978 3847 1011 1 PO 0
RAT	999 0
> BOX714/OUT	R C3+R 2977 -1978 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN	R C3+R 2977 -1978 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	D.O. D
> C167/y 0 dcd_succ_last_t1&0	R C3+R 2977 -1978 3847 1011 1 cs_invvn 01c NOT
> C167/a	F C3+R 1115 -1978 55 139 4 cs_invvn 01c NOT
1862 N675	TOO TO AND ADD TO ADD A TO AND A SHAND
>{a} C2738/y 0 N675	F C3+R 1115 -1978 55 139 4 cs_nnd2n 14b NAND
> C2738/b	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14b NAND
31 N1692	D. CO. D 4004 . 4070 00 . 450 . 0
>{b} C2725rwr/y 0 N1692	R C3+R 1084 -1978 90 159 3 cs_nnd2n 14c NAND
> C2725rwr/a	F C3+R 1035 -1978 93 168 2 cs_nnd2n 14c NAND
49 N1479	E CO. D. 1025 1070 02 160 2 on and2n 120 NAND
>{c} C2721rwr/y 0 N1479	F C3+R 1035 -1978 93 168 2 cs_nnd3n 12c NAND
> C2721rwr/c	R C3+R -975 -1978 179 95 2 cs_nnd3n 12c NAND
59 N1497	R C3+R 975 -1978 179 95 2 cs_nor3n 10c NOR
>{d} C2709rwr/y 0 N1497	
> C2709rwr/a	F C3+R 899 -1978 50 53 1 cs_nor3n 10c NOR
76 N1986 >{e} C2677rwr_0/y	F C3+R 899 -1978 50 53 1 cs_nnd2n 12c NAND
0 N1986	
> C2677rwr_0/b	R C3+R 872 -1978 74 88 2 cs_nnd2n 12c NAND
27 N1094 >{f} C2909/y	R C3+R 872 -1978 74 88 2 cs_nnd2n 14c NAND
0 N1094	
> C2909/a	F C3+R 835 -1978 80 108 1 cs_nnd2n 14c NAND
37 dcd_mcr41_blk&0> BOX615/OUT	F C3+R 835 -1978 80 108 1 IOPAD IOPAD
0 dcd_mcr41_blk&0	
> BOX615/IN	F C3+R 835 -1978 80 108 1 IOPAD IOPAD 0
dcd_mcr41_blk > dcd_mcr41_blk	F C3+R 835 -1978 80 108 1 PI 0
dcd_mcr41_blk	
2 dcd_succ_last_t1	F C3+R 2574 -1575 2362 1011 1 PO 0
dcd_succ_last_t1	000
RAT > BOX714/OUT	999 F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	
> BOX714/IN	F C3+R 2574 -1575 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	

> C167/y 0 dcd_suoc_last_t18.0> C167/a 1436 N675		
		F C3+R 2574 -1575 2362 1011 1 cs_invvn 01c NOT
1436 N675		R C3+R 1138 -1575 92 139 4 cc invers 01c NOT
0 N675> C2738/a 44 last_cycle> b)b C2487/y 70 last_cycle> b)b C2487/y 10 last_cycle> C22487/b 37 N1587> C1952/y 8 R C3+R 1094 -1575 65 108 1 cs_nnd2n 14e NAND 37 N1587> C1952/y 8 R C3+R 1057 -1575 69 124 2 cs_nnd2n 14e NAND 37 N1587> C1952/y 9 R C3+R 1016 -1575 80 139 2 cs_invvn 14b NOT 9 N1587> C1952/a 41 num_dcd_cyl80(1)> BOX679/OUT 9 num_dcd_cyl80(1)> BOX679/IN num_dcd_cyl(1)> BOX679/IN num_dcd_cyl(1)> BOX679/IN num_dcd_cyl(1)> BOX679/IN num_dcd_cyl(1)> BOX679/IN num_dcd_cyl(1)> BOX679/IN num_dcd_cyl(1)> BOX716/IOUT 10 lu_reset_op_c_t1 RAT> BOX716/IOUT 10 lu_reset_op_c_t1 RC3+R 2431 -1432 3912 1011 1 IOPAD IOPAD 10 lu_reset_op_c_t1> BOX716/IOUT 10 lu_reset_op_c_t180> BOX716/IOUT 10 lu_reset_op_c_t180> C2393/a 1958 gbfonet_6> gbfocell_6/y 1950 FC3+R 474 -1432 78 137 3 cs_nnd2n 02c NAND 1958 gbfonet_6> gbfocell_6/y 10 R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 107 exc_cond_q> C2462/b> R C3+R 303 -1432 57 49 3 ci_invvn 07d SRL 143 slow_mode.c2 4> Slow_mode.c2 4		11 05+11 1130 -1373 92 139 4 CS_IIIVVII 01C NO1
		R C3+R 1138 -1575 92 139 4 cs_nnd2n 14b NAND
44 last_cycle>(b) C2487/y		F C3+R 1094 -1575 65 108 1 cs nnd2n 14h NAND
0 last_cycle> C2487/b 37 N1587> C1952/y 0 N1587> C1952/s 1 F C3+R 1057 -1575 69 124 2 cs_invvn 14b NOT 0 N1587> C1952/a 41 num_dcd_cyl80(1)> BOX679/OUT 0 num_dcd_cyl80(1)> BOX679/IN num_dcd_cyl80(1)> BOX679/IN 1 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0 num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> BOX679/IN 1 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0 num_dcd_cyl(1)> BOX679/IN 1 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0 num_dcd_cyl(1)> BOX679/IN 1 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0 num_dcd_cyl(1)> BOX716/OUT 1 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0 num_dcd_cyl(1)> BOX716/OUT 1 R C3+R 2431 -1432 3912 1011 1 IOPAD IOPAD 0 num_ecet_op_c_t1 RAT	44 last_cycle	
> C2487/b 37 N1587> C1952/y 0 N1587> C1952/y 1 R C3+R 1057 -1575 69 124 2 cs_invvn 14b NOT 0 N1587> C1952/a 41 num_dcd_cyl80(1)> BOX679/OUT 0 num_dcd_cyl80(1)> BOX679/IN 0 num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1) 3 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1 RAT> BOX716/N 0 iu_reset_op_c_t1> BOX716/N 0 iu_reset_op_c_t180> EC3+R 2431 -1432 3912 1011 1 IOPAD IOPAD 0 iu_reset_op_c_t180> EC393/a> EC393/a F C3+R 474 -1432 78 137 3 cs_invvn 09c NOT 0 gNoton 1958 gbfonet_6> gbfocell_6/a 64 N2031> (C2162/b		F C3+R 1094 -1575 65 108 1 cs_nnd2n 14e NAND
37 N1587> C1952/y 0 N1587> C1952/a 11 num_dcd_cyl80(1)> BOX679/OUT 0 num_dcd_cyl80(1)> BOX679/N 1> BOX679/N 1> num_dcd_cyl(1) 1		R C3+R 1057 -1575 69 124 2 cs nnd2n 14e NAND
O N1587> C1952/a 41 num_dcd_cyl&0(1)> BOX679/OUT 5 C3+R 1016 -1575 80 139 2 cs_invvn 14b NOT 41 num_dcd_cyl&0(1)> BOX679/OUT 6 C3+R 1016 -1575 80 139 2 IOPAD IOPAD 7 num_dcd_cyl(1)> BOX679/IN 7 F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 80 139 2 IOPAD IOPAD 90 0 90 139 2 IOPAD 10PAD 91 0 IOPAD 91 0 IOPAD 92 0 139 2 IOPAD 10PAD 93 139 2 IOPAD 10PAD 94 0 139 2 IOPAD 10PAD 95 0 139 2 IOPAD 10PAD 96 0 139 2 IOPAD 10PAD 97 0 139 2 IOPAD 10PAD 98 0 139 2 IOPAD 10PAD 10PAD 10PAD 10PAD 98 0 139 2 IOPAD 10PAD 10PAD 10PAD 10PAD 98 0 139 2 IOPAD 10PAD 10PAD 10PAD 10PAD 10PAD 10PAD 10PAD 10PAD 98 0 139 2 IOPAD 10PAD		And the second of the second o
> C1952/a		R C3+R 1057 -1575 69 124 2 cs_invvn 14b NOT
> BOX679/OUT 0 num_dcd_cyl&0(1)> BOX679/NN		F C3+R 1016 -1575 80 139 2 cs_invvn 14b NOT
0 num_dcd_cyl80(1)> BOX679/IN> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> num_dcd_cyl(1)> a iu_reset_op_c_t1		F CO. D. 1010 1575 00 100 0 100 AD 100 AD
> BOX679/IN		F C3+R 1016 -1575 80 139 2 IOPAD IOPAD
> num_dcd_cyl(1)	> BOX679/IN	F C3+R 1016 -1575 80 139 2 IOPAD IOPAD 0
num_dcd_cyl(1)	num_dcd_cyl(1) > num_dcd_cyl(1)	F C3+B 1016 -1575 80 139 2 Pl 0
3 iu_reset_op_c_t1 RAT 999 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	num_dcd_cyl(1)	
RAT 999 0> BOX716/OUT R C3+R 2431 -1432 3912 1011 1 IOPAD JOPAD 0 iu_reset_op_c_t1> BOX716/IN R C3+R 2431 -1432 3912 1044 3 IOPAD IOPAD 0 iu_reset_op_c_t1&0> (a) C2393/y R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND 0 iu_reset_op_c_t1&0> C2393/a F C3+R 474 -1432 78 137 3 cs_nnd2n 02c NAND 1958 gbfonet_6> gbfocell_6/y F C3+R 474 -1432 78 137 3 cs_invvn 09c NOT 0 gbfonet_6> gbfocell_6/a R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT 0 N2031> (b) C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond_reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond_reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4		
RAT 999 0> BOX716/OUT R C3+R 2431 -1432 3912 1011 1 IOPAD JOPAD 0 iu_reset_op_c_t1> BOX716/IN R C3+R 2431 -1432 3912 1044 3 IOPAD IOPAD 0 iu_reset_op_c_t1&0> (a) C2393/y R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND 0 iu_reset_op_c_t1&0> C2393/a F C3+R 474 -1432 78 137 3 cs_nnd2n 02c NAND 1958 gbfonet_6> gbfocell_6/y F C3+R 474 -1432 78 137 3 cs_invvn 09c NOT 0 gbfonet_6> gbfocell_6/a R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT 0 N2031> (b) C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond_reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond_reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	3 iu_reset_op_c_t1	R C3+R 2431 -1432 3912 1011 1 PO 0
0 iu_reset_op_c_t1> BOX716/IN	iu_reset_op_c_t1	000
0 iu_reset_op_c_t1> BOX716/IN	> BOX716/OUT	R C3+R 2431 -1432 3912 1011 1 IOPAD IOPAD
>{a} C2393/y	0 iu_reset_op_c_t1	
>{a} C2393/y	O iu reset op c t1&0	H C3+H 2431 -1432 3912 1044 3 IOPAD IOPAD
> C2393/a	>{a} C2393/y	R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
> gbfocell_6/a R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT 64 N2031>{b} C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	0 iu_reset_op_c_t1&0	EC3.P 474 -1422 79 127 2 on and 2n O20 NAND
> gbfocell_6/a R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT 64 N2031>{b} C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	1958 gbfonet_6	1 05+11 474 -1452 76 157 5 CS_IIIId211 02C NAND
> gbfocell_6/a R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT 64 N2031>{b} C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	> gbfocell_6/y	F C3+R 474 -1432 78 137 3 cs_invvn 09c NOT 0
64 N2031>{b} C2162/y R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND 0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	gbronet_6 > gbfocell_6/a	R C3+R 410 -1432 217 43 1 cs invvn 09c NOT
0 N2031> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4	64 N2031	•
> C2162/b F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND 107 exc_cond_q> exc_cond.reg_n.lat_0/l2_out_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL 0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4		H C3+H 410 -1432 217 43 1 cs_nnd3n U2c NAND
> exc_cond.reg_n.lat_0/l2_out_n	> C2162/b	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
0 exc_cond_q> exc_cond.reg_n.lat_0/c2 R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL 143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4		n F.C3+R 303 -1/32 57 49 3 cl inven 07d SPI
143 slow_mode.c2_4> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4		11 1 00+11 000 -1402 07 49 3 CI_IIIWII 070 3HL
> slow_mode.clockblock_3/c2 R C3+ 160 N/C 60 239 14 cb_clk_32_1 LCB 0 slow_mode.c2_4		R C3+ 160 N/C 60 239 14 cl_invvn 07d SRL
0 slow_mode.c2_4		R C3+ 160 N/C 60 239 14 cb clk 32 1 LCB
	0 slow_mode.c2_4	

[

```
>>]: Itorbox( dfanmatch(ACTUAL,ONE_LEVEL,NO_VIOLATIONS) );
setting ACTUAL option.
setting ONE_LEVEL option.
setting NO_VIOLATIONS option.
-1978.02 Avg: -206.57
[BD-500300]: 70 pins on 32 gates swapped.
-1977.33 Ava: -205.40
[fanmatch]: Execution time was 3.6 seconds.
       > get_default_delay_synlimit
         > tc parm OFFSET(0)
       > tc_parm {WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1) ...
[tc parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
       > reset critical slack limit
-1977.33 Avg: -205.40
resetting the current slack to -1977.3279
       > repower paths FUZZY(0.02)
initial slack is -1977
after repower paths slack is -1977
       > critical {repower(SCORE(ALL),INC,NO_VIOLATIONS), repowe...
critical( repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL), INC, NO_VIOLATIONS, REPOWER_GROUP(BETA)));
-1977.33 Avg: -200.64
maximum area for proto box IDCDSUC is 4595
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1977.33 Avg: -200.64
ArrayNum: 9 ArrayMax: 922
-1967.14 Avg: -200.49
ArrayNum: 6 ArrayMax: 922
[BD-500026]: repower was applied 1 times.
[repower]: Execution time was 0.4 seconds.
[BD-500026]: repower was applied 1 times.
Irepowerl: Execution time was 0.4 seconds.
[BD-502000]: Called transforms 24 times and applied 1 of them.
        > compare critical slack_limit
-1967.14 Avg: -200.49
comparing new slack -1967.1356 to saved slack -1957.5546
       > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 21:59:41 1999
Part: IDCDSUC
```

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999

Min. Slack: -1.13427E+38 Sort Field: Slack

Max. Slack: 1.13427E+38
Max. Endpoints: 3

	Sort Field: Slack Cause of Slack	Max. Endpoints: 3 Abbreviation Comparison/Description
	Slack Continuation Required Arrival Time Asserted Required Arrival	SIkCont Slack due to a point downstream on path RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
	TIME) Clock Gating Setup ARRIVAL TIME + ADJUST	ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
	Clock Gating Hold ARRIVAL TIME + ADJUST	CIKGHID (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
	Clock Tree Pulse Width TRAILING EDGE)	CIKTPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	Setup Seti ADJUST)	· · · · · · · · · · · · · · · · · · ·
	Hold Hold ADJUST) EndOfCycle E	
	ADJUST) ClockPulseWidth	EndOfC (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + CIkPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	TRAILING EDGE) ClockSeparation	ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
7 x x 2 1 1 1 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	ARRIVAL TIME + ADJUST Loop ALT	
	CLOCK + ADJUST) Arrival Time Limiting	ATLimit Slack discontinuity due to failed test
	Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
	1 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2966 -1967 3847 1011 1 PO 0
ay as	RAT> BOX714/OUT 0 dcd_succ_last_t1	999 R C3+R 2966 -1967 3847 1011 1 IOPAD IOPAD
	> BOX714/IN 0 dcd_succ_last_t1&0	R C3+R 2966 -1967 3847 1011 1 IOPAD IOPAD
	> C167/y 0 dcd_succ_last_t1&0	R C3+R 2966 -1967 3847 1011 1 cs_invvn 01c NOT
	> C167/a 1862 N675 >{a} C2738/y	F C3+R 1104 -1967 55 139 4 cs_invvn 01c NOT F C3+R 1104 -1967 55 139 4 cs_nnd2n 14b NAND
	0 N675 > C2738/a	F C3+R 1104 -1967 55 139 4 cs_nnd2n 14b NAND R C3+R 1075 -1967 71 108 1 cs_nnd2n 14b NAND
	29 last_cycle >{b} C2487/y	R C3+R 1075 -1967 71 108 1 cs_nnd2n 14e NAND
	0 last_cycle > C2487/b 31 N1587	F C3+R 1044 -1967 41 124 2 cs_nnd2n 14e NAND
	> C1952/y N1587	F C3+R 1044 -1967 41 124 2 cs_invvn 14b NOT 0
	> C1952/a	R C3+R 1024 -1967 80 139 2 cs_invvn 14b NOT

20 num_dcd_cyl&0(1)> BOX679/OUT 0 num_dcd_cyl&0(1)> BOX679/IN num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1967 80 139 2 IOPAD IOPAD R C3+R 1024 -1967 80 139 2 IOPAD IOPAD 0 R C3+R 1024 -1967 80 139 2 PI 0
2 dcd_succ_last_t1 dcd_succ_last_t1 RAT	F C3+R 2616 -1617 2362 1011 1 PO 0 999 0
> BOX714/OUT 0 dcd_succ_last_t1 > BOX714/IN	F C3+R 2616 -1617 2362 1011 1 IOPAD IOPAD F C3+R 2616 -1617 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0 > C167/y	F C3+R 2616 -1617 2362 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0> C167/a	R C3+R 1180 -1617 92 139 4 cs_invvn 01c NOT
1436 N675 >{a} C2738/y 0 N675	R C3+R 1180 -1617 92 139 4 cs_nnd2n 14b NAND
> C2738/b 52 N1692	F C3+R 1128 -1617 63 159 3 cs_nnd2n 14b NAND
>{b} C2725rwr/y 0 N1692	F C3+R 1128 -1617 63 159 3 cs_nnd2n 14c NAND
> C2725rwr/a -42 N1479	R C3+R 1086 -1617 134 167 2 cs_nnd2n 14c NAND
>{c} C2721rwr/y 0 N1479	R C3+R 1086 -1617 134 167 2 cs_nnd3n 12c NAND
> C2721rwr/c	F C3+R 994 -1617 125 95 2 cs_nnd3n 12c NAND
>{d} C2709rwr/y 0 N1497	F C3+R 994 -1617 125 95 2 cs_nor3n 10e NOR
> C2709rwr/c 96 N1781	R C3+R 898 -1617 137 68 2 cs_nor3n 10e NOR
>{e} C2885/y 0 N1781	R C3+R 898 -1617 137 68 2 cs_nnd4n 10c NAND
73 N1997	F C3+R 825 -1617 44 50 1 cs_nnd4n 10c NAND
>{f} C2886/y 0 N1997	F C3+R 825 -1617 44 50 1 cs_nnd2n 14c NAND
> C2886/a 23 op_serialize&0	R C3+R 802 -1617 80 124 2 cs_nnd2n 14c NAND
> BOX638/OUT 0 op_serialize&0	R C3+R 802 -1617 80 124 2 IOPAD IOPAD
> BOX638/IN op_serialize	R C3+R 802 -1617 80 124 2 IOPAD IOPAD 0
> op_serialize op_serialize 	R C3+R 802 -1617 80 124 2 Pl 0
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT	R C3+R 2431 -1432 3912 1011 1 PO 0 999 0

```
----> BOX716/OUT
                                    R C3+R
                                              2431 -1432 3912 1011 1 IOPAD
                                                                                    IOPAD
0 iu_reset_op_c_t1
---> BOX716/IN
                                   R C3+R
                                             2431 -1432 3912 1044 3 IOPAD
                                                                                  IOPAD
0 iu_reset op c t1&0
---->{a} C2393/v
                                  R C3+R
                                           2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0
----> C2393/a
                                 F C3+R
                                            473 -1432
                                                         78 137 3 cs_nnd2n 02c NAND
1958 abfonet 6
----> gbfocell_6/y
                                 FC3+R
                                            473 -1432
                                                         78 137 3 cs_invvn 09c NOT
                                                                                          0
gbfonet_6
----> gbfocell_6/a
                                 R C3+R
                                            410 -1432
                                                         217
                                                              43 1 cs_invvn 09c NOT
64 N2031
---->{b} C2162/v
                                 R C3+R
                                            410 -1432
                                                         217
                                                             43 1 cs_nnd3n 02c NAND
0 N2031
----> C2162/b
                                 FC3+R
                                            303 -1432
                                                         57 49 3 cs_nnd3n 02c NAND
107 rcvrv reset a
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                        FC3+R
                                                  303 -1432
                                                                57 49 3 cl_invvn 07d SRL
0 rcvry_reset_q
----> rcvry_reset.reg_n.lat_0/c2
                                      R C3+
                                                160 N/C
                                                            60 222 13 cl_invvn 07d SRL
143 slow_mode.c2_1
----> slow_mode.clockblock/c2
                                       R C3+
                                                 160
                                                     N/C
                                                             60 222 13 cb clk 32 1 LCB
0 slow mode.c2 1
       > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000 [tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
> has_dual_rail_children NAND
      > has_dual_rail_children NOR
        > nextbox findtt(TWO_LEVEL,BOX(2),LIMITED)
>>]: nextbox( findtt(TWO_LEVEL,BOX(2),LIMITED) );
[BD-500000]: findtt CMVC version 1.17 compiled on Apr 13 1999 at 18:23:54
[create_table_from_view]: No table generated for def cl_scan view EQNVIEW.
limit search to two levels.
number of boxes covered by each pattern: 2.
limit search to offset.
[BD-502100]: Found 35 patterns.
[findtt]: Execution time was 0.1 seconds.
        > nextbox findtt(TWO_LEVEL,BOX(3),LIMITED)
>>]: nextbox( findtt(TWO_LEVEL,BOX(3),LIMITED) );
[create_table_from_view]: No table generated for def cl_scan view EQNVIEW.
limit search to two levels.
number of boxes covered by each pattern: 3.
limit search to offset.
[BD-502100]: Found 0 patterns.
[findtt]: Execution time was 0.0 seconds.
        > nextbox tkern
>>]: nextbox( tkern );
```

```
[tkern]: (W) No AND def - tkern will not apply.
[tkern]: generated patterns for 0 nets
          > get_default_delay_synlimit
           > tc_parm OFFSET(0)
         > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
         > nextbox powerize
>>]: nextbox( powerize );
[BD-80000]: powerize CMVC version 1.9 compiled on Apr 8 1999 at 05:26:08
[BD-85000]: Changed power level of 35 patterns, added 0 patterns.
         > quick trecover(SCORE(ALL), RE_POWER, INC, SORT_PINS, NO1FAN,...
>>]: [quick]:( trecover(SCORE(ALL),RE_POWER,INC,SORT_PINS,NO1FAN,NO_VIOLATIONS) );
-1967.14 Avg: -200.49
[trecover]: Compiled on Apr 13 1999 at 18:27:36.
[trecover]: setting SCORE option to ALL.
[trecover]: setting RE_POWER option.
[trecover]: setting INC mode.
[trecover]: setting SORT_PINS option.
[trecover]: setting NO1FAN option.
[trecover]: setting NO_VIOLATIONS option.
-1967.14 Avg: -200.49
maximum area for proto box IDCDSUC is 4599
-1967.14 Avg: -200.49
Selected 398 critical boxes of 922 total.
[quick]: Number of boxes to process is 398.
[quick]: Number of boxes processed is 0.
-1967.14 Avg: -189.91
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[trecover]: 309 boxes checked 3 recovered
[trecover]: Execution time was 2.2 seconds.
       > measure
 The model <IDCDSUC> has:
                              122
 Primary Inputs
 Primary Outputs
                                73
 Primary BIDIs
                               0
                           1141
 Signals
 Gate Count
                              918
                              1756
 Connections
 Master REG Bits
                                83
                                83
 Slave REG Bits
                             4603
 Internal Area
 External Area
                               0
                             0.522779
 Gates/Connects
 Fanout Count
                              1756
```

Average Fanout

1.539001

Tech Box Size Stddev = 0.010883 0.000000 Power ***R-E-A-L***S-T-A-T-I-S-T-I-C-S*** Real signals = 766 Real boxes 543 Real connections 1381 Real LSTs 2147 Real ICells/box 8.476980 Real LSTs/box 3.953959 Real nets/box 1.410681 Cell Total Each Cell Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power 7 cs_ao22n03c 03c AOI 6 0 0.000 42 0.000 2 cs_ao12n03c 03c > **AOI** 4 0 0.000 8 0 0.000 Ĭ cs_ao12n10c 10c **AOI** 12 0 0.000 12 > 0 0.000 1 cs_ao22n10c 10c 18 > AOI 0 0.000 18 0 0.000 1 cs_ao12n04c 04c AO1 4 0 0.000 4 0 0.000 180 **BRKPT BRKPT** 0 0 0.000 0 0 0.000 > 195 **IOPAD** -IOPAD 0 0 ··> 0.000 0 0-0.000 .. **>** 160 cs nnd2n02c 02c NAND 480 3-0 0.000 0.000 1 cs_nnd2n10c 10c NAND 8 0 0.000 8 0.1 0.000 > 2 cs_nnd2n12c 12c 12 NAND 0 24 > -0.000 0 0.000 21 cs_nnd3n02c 02c > NAND .4 0.000 ..84 0 0 0.000 2 cs_nnd2n09c. 09c ..> NAND 7... 0 0.000 14 0 0.000 3 cs_nnd2n03c 03c NAND 3 9 0 > 0 0.000 0.000 5 cs_nnd4n03c 03c > NAND 5 ...0 0.000 25 0 0.000 2 cs_nnd2n11c 11c **NAND** 0 22 > 11 0.000 0 0.000 :.7 cs_nnd2n14c 14c NAND 19 0 133 > 0.000 : 0 0.000 3 cs_nnd2n08c 08c **NAND** 7 0 0.000 > 21 0 0.000 1 cs_nnd3n07c 07c **NAND** 0.000 > 6 0 6 0 0.000 1 cs_nnd2n14e 14e > NAND 0 0.000 0 19 19 0.000 1 cs nnd2n04c 04c > NAND 3 0:000 0 3 0 0.000 2 cs_nnd2n07c 07c **NAND** 4 0.000 > 0 8 0 0.000 cs_nnd2n14b 1 14b 20 > NAND 0 0.000 20 0 0.000 1 cs_nnd3n12c 0.000 12c > NAND 22 0 0.000 22 0 2 cs nnd4n10c 10c > NAND 20 0 0.000 40 0 0.000 2 cs_nnd3n05c 05c > NAND 6 0 0.000 12 0 0.000 1 cs_nnd2n05c 05c > NAND 4 0 0.000 4 0 0.000 1 cs_nnd3n10c 10c > NAND 12 0 0.000 12 0 0.000 cs_nnd2f03c 1 03c NAND 4 0 4 > 0.000 0.000 1 cs_nnd3z07c 07c NAND 10 0.000 10 > 0 0 0.000 2 cs_nnd4v06c 06c > NAND 8 0 0.000 16 0 0.000 10 cs_nor2n02c 02c > NOR 0 0.000 3 30 0 0.000 1 cs_nor3n03c 03c NOR 4 0 > 0.000 4 0 0.000 1 cs nor2n12c 12c NOR 12 0 12 0.000 > 0.000 1 cs_nor2n04c 04c NOR 3 0 > 0.000 3 0 0.000 1 cs nor3n10e 10e NOR 16 0.000 > 0 16 0 0.000 1 cs_nor2n11c NOR 11 11c > 0 0.000 11 0 0.000 88 2 cs_invvn01c 01c > NOT 0 0.000 176 0 0.000 4 cs invvn11c NOT 11c > 6 0 0.000 24 0.000 6 cs_invvn10c 10c NOT 4 0 24 > 0.000 0 0.000 21 cs_invvn12c 12c NOT 6 0 0.000 126 0 0.000

Avg Tech Box Size =

5.014161

```
0.000
                                                  0
                                                      0.000
                                                             24
                                                                   0
    cs_invvn09c
                            09c
                                       NOT
                                              4
6
                                 >
                                               2
                                       NOT
                                                   0
                                                      0.000
                                                             44
                                                                   0
                                                                      0.000
                            07c
                                  >
22
     cs_invvn07c
                                       NOT
                                              10
                                                   0
                                                      0.000
                                                              40
                                                                   0
                                                                      0.000
    cs_invvn15c
                            15c
4
                                 >
                                              2
                                                                      0.000
                                                  0
                                                      0.000
                                                             16
                                                                   0
                            06c
                                 >
                                       NOT
8
    cs_invvn06c
                                               2
                                                      0.000
                                                              24
                                                                   0
                                                                      0.000
                            05c
                                  >
                                       NOT
                                                   0
12
     cs_invvn05c
                                                      0.000
                                                             48
                                                                   0
                                                                      0.000
                                       NOT
                                              8
                                                  0
                            13c
6
    cs_invvn13c
                                 >
                                                                   0
                                                                      0.000
                                       NOT
                                              10
                                                   0
                                                      0.000
                                                              10
    cs_invvn14b
                            14b
1
                                  >
                                                                      0.000
                                              4
                                                   0
                                                      0.000
                                                             20
                                                                   0
                                       NOT
5
    cs invvn08c
                            08c
                                  >
                                                                      0.000
                                              2
                                                             12
                                                                   0
                                                   0
                                                      0.000
6
    cs_invvn02c
                            02c
                                 >
                                       NOT
                                                                   0
                                                                      0.000
                                       NOT
                                              8
                                                   0
                                                      0.000
                                                             24
                            14c
3
    cs invvn14c
                                 >
                                                                  0
                                                                     0.000
                                              2
                                                   0
                                                      0.000
                                                              6
    cs_invvn04c
                                       NOT
3
                            04c
                                  >
                                                              25
                                                                   0.
                                                                      0.000...
                                       NOT
                                              25
                                                   0
                                                      0.000
                            19c
                                  >
1
    cs_invvn19c
                                       NOT
                                              14
                                                   0
                                                      0.000
                                                              28
                                                                   0
                                                                      0.000
                            16c
2
    cs invvn16c
                                  >
                                                                   0.000
                                              14
                                                   0
                                                      0.000
                                                              28
                             10c
                                        OAI
2
    cs_oa21n10c
                                  >
                                                                  0.000
                                                              6
                             03c
                                  >
                                        OAI
                                              6
                                                   0
                                                      0.000
    cs oa22n03c
1
                                                      0.000
                                                              550
                                                                    0
                                                                       0.000
                                       REG
                                              25
                                                   0
                            07c
22
     cl invvn07c
                                                      0.000
                                                              750
                                                                    0.000
                                              25
                                                   0
                            07d
                                       REG
     cl_invvn07d
                                  >
30
                                                                     0.000
                                        REG
                                              26
                                                    0
                                                       0.000
                                                              468
                             07c
18
     cl nnd2n07c
                                  >
                                                       0.000
                                                              264
                                                                      0.000
                                              33
                                                    0
                                                                    0
                            07c
                                        REG
8
    cl ao22n07c
                                  >
                                                              58
                                                                    0.000
                                                       0.000
                                              29
                                                    0
                            07c
                                        REG
2
    cl_nnd3n07c
                                  >
                                                              26
                                                                   0
                                                                       0.000
                                       REG
                                              26
                                                   0
                                                      0.000
                            06c
    cl_nor2n06c
                                  >
1
                                                       0.000
                                                              30
                                                                    0
                                                                       0.000
                                                    0
                                        REG
                                              30
     cl ao21n07c
                            07c
                                  >
1
                                                                       0.000
                                                       0.000
                                                              30
                                                                    0
                                              30
                                                    0
     cl_oa21n07c
                            07c
                                        REG
1
                                                                   70
                                  > SEQUENTIAL
                                                                         0.000
                                                   70
                                                         0.000
     cb_mode_block
                                                                       0.000
                                 > SEQUENTIAL 80
                                                         0.000 480
     cb_clk_32_1
                                                      0
6
                                                     0.000
                                                                       0.000
                                                8
                                                                8
                                                                    0
     cs_xbn2n01b
                             01b
                                   >
                                        XNOR
                                        XOR 8
                             01d >
                                                    0.000
                                                                       0.000
     cs_xbo2n01d
```

```
# of
Levels Output
 0
         1
              50* plus ****
  1
        55
 2
         1
  3
         8
  4
         1
 10
         3
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
        20
 3
        1
        5
 4
 5
        3
 6
        10
        3
 7
 9
        1
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
   2
      1
   938
      99
   17
5
   7
6
   11
7
   3
8
   3
13
    3
14
   16
20
    1
```

[End of measure]

```
[measure]: Execution time was 0.6 seconds.

> critical repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCO...
critical(
```

 $repower(SCORE(ALL),INC,NO_VIOLATIONS), clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOLATIONS), fantom(LIMITED), faninv(LIMITED));\\$

-1967.14 Avg: -189.91

maximum area for proto box IDCDSUC is 4603

repower: setting SCORE option to ALL.

repower: setting INC mode.

repower: setting NO_VIOLATIONS option.

setting SCORE option to ALL.

setting ACTUAL option.

setting RE_POWER option.

setting INC mode.

setting NO_VIOLATIONS option.

fantom: Found 152 valid buffers or inverters.

[BD-500718]: fantom too many buffers and/or inverters 152, may slow down optimizations.

```
[BD-500704]: (W) No noninverting buffers in technology, serial buffer insertion will not be done.
-1967.14 Avg: -189.91
ArrayNum: 6 ArrayMax: 918
-1963.71 Avg: -189.33
ArrayNum: 9 ArrayMax: 918
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.2 seconds.
[BD-500700]: Added 0 buffers.
[fantom]: Execution time was 0.0 seconds.
[BD-500701]: Added 1 inverters.
[faninv]: Execution time was 2.0 seconds.
[BD-502000]: Called transforms 48 times and applied 1 of them.
       > nextbox synexpand(XPANDVIEW)
>>1: nextbox( synexpand(XPANDVIEW) );
[restore_pin_keywords]: restored 0 keywords
>>1: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[restore_pin_keywords]: deleted 0 nets and pins
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                 The model has 1142 signals, 919 usage boxes and 1757 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
       > measure
 The model <IDCDSUC> has:
                               122
  Primary Inputs
  Primary Outputs
                                73
                                0
  Primary BIDIs
                            1142
  Signals
                              919
  Gate Count
                              1757
  Connections
  Master REG Bits
                                 83
  Slave REG Bits
                                83
                             4623
  Internal Area
  External Area
                                0
  Gates/Connects
                              0.523051
  Fanout Count
                              1757
  Average Fanout
                              1.538529
                              5.030468
  Avg Tech Box Size =
                               0.010896
  Tech Box Size Stddev =
                         0.000000
  Power
 ***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
                              767
  Real signals
```

Real boxes 544 Real connections 1382 Real LSTs 2149 Real ICells/box 8.498162 = Real LSTs/box 3.950368 Real nets/box = 1.409926 Cell Total Each Cell Type Cnt Boxname Power Level Function Int Ext Power Int Ext 7 cs_ao22n03c 03c **AOI** 6 42 0 0.000 0 0.000 > 2 cs_ao12n03c 03c > **AOI** 4 0 0.000 8 0. 0.000 1 cs ao12n10c 10c AOI 12 0 0.000 > 12 0 0.000 cs_ao22n10c 1 10c AOI 18 0 0.000 > 18 0 0.000 1 cs_ao12n04c 04c > AOL 4 0 0.000 4 0 0.000 180 **BRKPT BRKPT** 0 0 0.000 0 0 > 0.000 195 **IOPAD IOPAD** 0 0 > 0.000 0 0 0.000 160 cs_nnd2n02c 02c NAND > 3 0 0.000 480 0.000 1 cs_nnd2n10c 10c NAND 8 0 0.000 8 0 0.000 > 2 cs_nnd2n12c 12c NAND 12 0 0.000 24 0.000 0 21 cs_nnd3n02c 02c **NAND** 4 0 0.000 84 0 0.000 2 cs_nnd2n09c 09c **NAND** 7 0 > 0.000 14 0 0.000 3 cs nnd2n03c 03c > NAND 3. 0 0.000 9 0.000 0 5 cs nnd4n03c 03c NAND 0 > 5 0.000 25 0 0.000 2 cs_nnd2n11c 11c NAND 11 0 22 0.000 0 0.000 7 cs_nnd2n14c 14c NAND > 19 0 0.000 133 0 0.000 3 cs_nnd2n08c -08c NAND **.** 7.. > 0 0.000 21 0.000 cs nnd3n07c 1 07c > **NAND** 6 0 0.0006 0 0.000 cs_nnd2n14e 1 14e **NAND** 0 > 19 0.000 19 0 0.000 1 cs_nnd2n04c 04c **NAND** 3 0 > 0.000 3 0 0.000 2 cs_nnd2n07c NAND 07c 4 0 0.000 > 8 0 0.000 1 cs_nnd2n14b 14b > NAND 20 0 0.000 20 0 0.000 1 cs_nnd3n12c 12c **NAND** 22 0 0.000 > 22 0 0.000 2 cs nnd4n10c 10c **NAND** 20 0 > 0.000 40 0 0.000 2 cs_nnd3n05c 05c **NAND** > 0 6 0.000 12 0 0.000 1 cs_nnd2n05c 05c > NAND 4 0 0.000 4 0 0.000° 1 cs_nnd3n10c 10c **NAND** 12 0 0.000 12 > 0 0.000 1 cs_nnd2f03c 03c NAND 0 > 4 0.000 4 0 0.000 1 cs_nnd3z07c 10 07c > NAND 0 0.000 10 0 0.000 2 cs nnd4v06c 06c NAND > 8 0 0.000 16 0 0.000 10 cs nor2n02c 02c NOR 3 > 0 0.000 30 0 0.000 1 cs_nor3n03c 03c > NOR 4 0 0.000 4 0 0.000 1 cs_nor2n12c 12c > NOR 12 0 0.000 12 0 0.000 1 cs_nor2n04c 04c 3 > NOR 0 0.000 3 0 0.000 1 cs_nor3n10e 10e > NOR 16 0 0.000 16 0 0.000 1 cs_nor2n11c 11c > NOR 11 0 0.000 11 0 0.000 88 cs_invvn01c 01c NOT 2 0.000 > 0 176 0 0.000 4 cs_invvn11c 11c NOT 6 0 0.000 24 > 0 0.000 6 cs_invvn10c 10c NOT > 4 0 0.000 24 0 0.000 21 cs_invvn12c 12c NOT 6 0 0.000 > 126 0 0.000 6 cs_invvn09c 09c 0 NOT 4 0.000 24 0.000 > 0 22 cs invvn07c 07c NOT 2 > 0 0.000 44 0 0.000 4 cs invvn15c 15c NOT 10 0 > 0.000 40 0 0.000 8 cs_invvn06c 06c > NOT 2 0 0.000 16 0 0.000 12 cs invvn05c 05c NOT 2 0 0.000 24 0 0.000

```
NOT
                                             8
                                                  0
                                                     0.000
                                                            48
                                                                 0
                                                                    0.000
                           13c
6
    cs_invvn13c
                                 >
                                      NOT
                                             28
                                                  0
                                                    0.000
                                                             28
                                                                  0
                                                                    0.000
                           19b
1
    cs invvv19b
                                 >
                                                            20
                                                                 0
                                                                     0.000
                                             4
                                                  0
                                                     0.000
                                      NOT
5
    cs_invvn08c
                           08c
                                 >
                                             2
                                                                 0
                                                                    0.000
                           02c
                                 >
                                      NOT
                                                  0
                                                     0.000
                                                            12
6
    cs_invvn02c
                                                                 0
                                                                    0.000
                                      NOT
                                             8
                                                  0
                                                     0.000
                                                            24
                           14c
3
    cs_invvn14c
                                 >
                                             2
                                                     0.000
                                                             6
                                                                 0
                                                                    0.000
                           04c
                                      NOT
                                                  0
3
    cs invvn04c
                                 >
                                             25
                                                     0.000
                                                             25
                                                                  0.000
                                      NOT
                                                  0
                           19c
1
    cs invvn19c
                                 >
                                                                  0.000
                                                    0.000
                                                             28
                                                  0
                           16c
                                 >
                                      NOT
                                             14
2
    cs_invvn16c
                                                                    0.000
                                              2
                                                             2
                                                                 0
                           01e
                                 >
                                       NOT
                                                  0
                                                     0.000
1
    cs_invvn01e
                                                     0.000
                                                             28
                                                                  0.000
                                       OAI
                                             14
                                                  0
                            10c
                                 >
2
    cs_oa21n10c
                                                                    0.000
                                                                 0
                                       OAL
                                             6
                                                  0
                                                     0.000
                                                             6
                            03c
1
    cs_oa22n03c
                                 >
                                                                      0.000
                                             25
                                                  0
                                                     0.000
                                                            550
                                                                   0
                           07c
                                      REG
22
     cl_invvn07c
                                 >
                                             25
                                                  0
                                                     0.000
                                                             750
                                                                   0
                                                                      0.000
     cl invvn07d
                           07d
                                       REG
30
                                                                   0.000
                            07c
                                       REG
                                             26
                                                   0
                                                      0.000
                                                             468
     cl_nnd2n07c
18
                                                                   0
                            07c
                                       REG
                                             33
                                                   0
                                                      0.000
                                                             264
                                                                      0.000
    cl_ao22n07c
                                 >
8
                                                                      0.000
                                             29
                                                      0.000
                                                             58
                                                                   0
                                       REG
                                                   0
2
    cl nnd3n07c
                            07c
                                 >
                                                                     0.000
                                                             26
                                                                  0
                           06c
                                      REG
                                             26
                                                  0
                                                     0.000
    cl_nor2n06c
                                 >
1
                                                   0
                                                      0.000
                                                             30
                                                                   0
                                                                      0.000
                                             30
                            07c
                                       REG
1
    cl_ao21n07c
                                 >
                                                                      0.000
                                                      0.000
                                                             30
                                                                   0
                                              30
                                                   0
1
    cl_oa21n07c
                            07c
                                 >
                                       REG
                                                                  70
                                                                        0.000
                                                        0.000
                                 > SEQUENTIAL
                                                   70
    cb_mode_block
1
                                                     0 0.000 480
                                                                      0.000
                                > SEQUENTIAL 80
6
    cb_clk_32_1
                                                    0.000
                                                               8
                                                                   0.000
                            01b
                                  >
                                       XNOR
                                               8
1
    cs_xbn2n01b
                                                 .. 0 ..0.000
                                                              8
                                                                  0.000
                            01d
                                  >
                                       XOR
                                               8
    cs_xbo2n01d
```

```
# of
Levels Output
0
              50* plus
 1
       55
 2
        1.
 3
        8
 4
        1
 10
         3
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
        7
 0
 2
        20
  3
        1
  4
        5
  5
        3
  6
        10
  7
         3
  9
         1
 10
         6
 12
         1
 13
         2
 14
         7
```

```
15
        7
 16
        3
 17
        14
The Histogram Of Fanin vs. Box
   # of
Fanin
        Ops
  1
       379
              350* plus *****
 2
       202
             200* plus **
  3
       35
       18
  4
The Histogram Of Fanout vs. Net
   # of
Fanout Nets
 0
       2
 1
       940
 2
       97
 3
       42
       17
       7
       11
 13
        3
 14
       16
 20
[End of measure]
[measure]: Execution time was 0.6 seconds.
      > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 21:59:52 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                       EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                   Max. Slack: 1.13427E+38
Sort Field: Slack
                                Max. Endpoints: 3
Cause of Slack
                        Abbreviation Comparison/Description
Slack Continuation
                         SIkCont
                                    Slack due to a point downstream on path
Required Arrival Time
                          RAT
                                     ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
Asserted Required Arrival Time AssrtRAT
                                          ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
Clock Gating Setup
                          ClkGSet
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
Clock Gating Hold
                         CIkGHId
                                     ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
```

```
ARRIVAL TIME + ADJUST )
                        CIKTPW
                                  ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
Clock Tree Pulse Width
TRAILING EDGE)
                           ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                  Setup
Setup
ADJUST)
                          ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                  Hold
Hold
ADJUST )
                               ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                    EndOfC
 EndOfCycle
ADJUST)
                                ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                      CIkPW
 ClockPulseWidth
TRAILING EDGE)
                                ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
                      ClkSep
 ClockSeparation
ARRIVAL TIME + ADJUST )
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                  ALTest
 Loop
CLOCK + ADJUST )
                                Slack discontinuity due to failed test
 Arrival Time Limiting
                      ATLimit
                                                                Delay/ Failed Test/
                               LimitedAT/
  Num/
                                         AT Slack Slew CL FO Cell
                                                                       P Func T.Adi
                               E Phase
 Test PinName
NetName
                                         2963 -1964 3847 1011 1 PO
   1 dcd_succ_last_t1
                                R C3+R
dcd_succ_last_t1
                            RAT
                                          2963 -1964 3847 1011 1 IOPAD
                                                                            IOPAD
                                 RC3+R
----> BOX714/OUT
0 dcd succ_last_t1
                           R C3+R 2963 -1964 3847 1011 1 IOPAD IOPAD
---> BOX714/IN
0 dcd_succ_last_t1&0
                                       2963 -1964 3847 1011 1 cs_invvn 01c NOT
                          R C3+R
----> C167/v
0 dcd succ_last_t1&0
                                                    55 139 4 cs_invvn 01c NOT
                                       1101 -1964
                              FC3+R
----> C167/a
1862 N675
                              F C3+R
                                                     55 139 4 cs_nnd2n 14b NAND
                                        1101 -1964
---->{a} C2738/y
0 N675
                                                     90 159 3 cs nnd2n 14b NAND
                                        1069 -1964
                              R C3+R
----> C2738/b
31 N1692
                                                         159 3 cs_nnd2n 14c NAND
                                R C3+R
                                         1069 -1964
---->{b} C2725rwr/y
0 N1692
                                                     93 167 2 cs_nnd2n 14c NAND
                                        1020 -1964
                               FC3+R
----> C2725rwr/a
49 N1479
                                                      93
                                                         167 2 cs nnd3n 12c NAND
                                FC3+R
                                         1020 -1964
---->{c} C2721rwr/y
0 N1479
                                                     157 95 2 cs_nnd3n 12c NAND
                               R C3+R
                                         962 -1964
---> C2721rwr/c
58 N1497
                                                           95 2 cs_nor3n 10e NOR
                                          962 -1964
                                                     157
                                R C3+R
---->{d} C2709rwr/y
0 N1497
                                         899 -1964
                                                     50 54 1 cs nor3n 10e NOR
                               FC3+R
---> C2709rwr/a
64 N1986
                                                           54 1 cs_nnd2n 12c NAND
                                 FC3+R
                                           899 -1964
                                                       50
---->{e} C2677rwr_0/y
0 N1986
                                                           89 2 cs_nnd2n 12c NAND
                                                      75
                                R C3+R
                                          872 -1964
----> C2677rwr 0/a
26 N1094
                                                    75 89 2 cs_nnd2n 14c NAND
                               R C3+R
                                        872 -1964
---->{f} C2909/y
0 N1094
```

> C2909/a	F C3+R 835 -1964 80 108 1 cs_nnd2n 14c NAND
37 dcd_mcr41_blk&0> BOX615/OUT	F C3+R 835 -1964 80 108 1 IOPAD IOPAD
0 dcd_mcr41_blk&0> BOX615/IN dcd_mcr41_blk	F C3+R 835 -1964 80 108 1 IOPAD IOPAD 0
> dcd_mcr41_blk dcd_mcr41_blk	F C3+R 835 -1964 80 108 1 PI 0
2 dcd_succ_last_t1	F C3+R 2616 -1617 2362 1011 1 PO 0
dcd_succ_last_t1	
RAT POYTA A COLUT	999 0
> BOX714/OUT	F C3+R 2616 -1617 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN	F C3+R 2616 -1617 2362 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	1 00+11 2010 -1011 2002 1011 1101 AD 101 AD
> C167/y	F C3+R 2616 -1617 2362 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0	
> C167/a	R C3+R 1180 -1617 92 139 4 cs_invvn 01c NOT
1436 N675	
>{a} C2738/y	R C3+R 1180 -1617 92 139 4 cs_nnd2n 14b NAND
0 N675 > C2738/b	F C3+R 1128 -1617 63 159 3 cs_nnd2n 14b NAND
52 N1692	1 C3+N 1128 -1017 03 139 3 CS_IIIId2II 140 IVAIVO
>{b} C2725rwr/y	F C3+R 1128 -1617 63 159 3 cs_nnd2n 14c NAND
0 N1692	ing the control of th
> C2725rwr/a	R C3+R 1086 -1617 134 167 2 cs_nnd2n 14c NAND
42 N1479	
>{c} C2721rwr/y	R C3+R 1086 -1617 134 167 2 cs_nnd3n 12c NAND
0 N1479	E CO. D
> C2721rwr/c 92 N1497	F C3+R 994 -1617 125 95 2 cs_nnd3n 12c NAND
>{d} C2709rwr/y	F C3+R 994 -1617 125 95 2 cs_nor3n 10e NOR
0 N1497	1 30111 301 1017 120 30 2 30_HS10H 130 HS11
> C2709rwr/c	R C3+R 898 -1617 137 68 2 cs_nor3n 10e NOR
96 N1781	
>{e} C2885/y	R C3+R 898 -1617 137 68 2 cs_nnd4n 10c NAND
0 N1781	E CO. D
> C2885/d 73 N1997	F C3+R 825 -1617 44 50 1 cs_nnd4n 10c NAND
>{f} C2886/y	F C3+R 825 -1617 44 50 1 cs_nnd2n 14c NAND
0 N1997	7 00117 020 1017 44 00 1 00_1110211 140 14/110
> C2886/a	R C3+R 802 -1617 80 124 2 cs_nnd2n 14c NAND
23 op_serialize&0	
> BOX638/OUT	R C3+R 802 -1617 80 124 2 IOPAD IOPAD
0 op_serialize&0	D.CO. D. 000 4047 00 404 0 10040 10040
> BOX638/IN	R C3+R 802 -1617 80 124 2 IOPAD IOPAD 0
•	B C3+B 802 -1617 80 124 2 Pl 0
•	11 00±11 002 -1017 00 124 2 F1 U
op_serialize> op_serialize op_serialize	R C3+R 802 -1617 80 124 2 IOPAD IOPAD (R C3+R 802 -1617 80 124 2 PI 0

```
999
RAT
                                                                        IOPAD
                               R C3+R
                                        2431 -1432 3912 1011 1 IOPAD
----> BOX716/OUT
0 iu_reset_op_c_t1
                                      2431 -1432 3912 1044 3 IOPAD
                                                                       IOPAD
                             R C3+R
---> BOX716/IN
0 iu_reset_op_c_t1&0
                                      2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
                             R C3+R
---->{a} C2393/y
0 iu reset_op_c_t1&0
                                                 78 137 3 cs_nnd2n 02c NAND
                                      473 -1432
                            FC3+R
----> C2393/a
1958 gbfonet_6
                                                                              0
                                                 78 137 3 cs_invvn 09c NOT
                            FC3+R
                                      473 -1432
----> qbfocell_6/y
qbfonet_6
                                                     43 1 cs_invvn 09c NOT
                                      410 -1432
                                                 217
                             R C3+R
---> gbfocell_6/a
64 N2031
                                                 217 43 1 cs_nnd3n 02c NAND
                             R C3+R
                                      410 -1432
---->{b} C2162/y
0 N2031
                                                 57 49 3 cs_nnd3n 02c NAND
                                      303 -1432
                            FC3+R
----> C2162/b
107 rcvry_reset_q
                                                       57 49 3 cl_invvn 07d SRL
                                            303 -1432
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                  FC3+R
0 rcvry_reset_q
                                             N/C
                                                    60 222 13 cl_invvn 07d SRL
----> rcvry_reset.reg_n.lat_0/c2 R C3+
                                         160
143 slow_mode.c2_1
                                          160 N/C 60 222 13 cb_clk_32_1 LCB
---> slow_mode.clockblock/c2
                                  R C3+
0 slow_mode.c2_1
_____
<u>...</u>
 > treematch {ACTUAL ,TWO_LEVEL,NO_VIOLATIONS}
>>]: Itorbox( dtreematch(ACTUAL ,TWO_LEVEL,NO_VIOLATIONS) );
setting ACTUAL option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1963.71 Avg: -189.33
[BD-500301]: 8 pins on 3 gates swapped.
[treematch]: Execution time was 0.9 seconds.
```

```
>>]: Itorbox( dfanmatch(ACTUAL ,ONE_LEVEL,NO_VIOLATIONS) );
setting ACTUAL option.
setting ONE_LEVEL option.
setting NO_VIOLATIONS option.
-1963.69 Ava: -190.04
[BD-500300]: 25 pins on 11 gates swapped.
-1963.71 Avg: -189.83
[fanmatch]: Execution time was 3.7 seconds.
       > get_default_delay_synlimit
        > tc_parm OFFSET(0)
       > tc parm {WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),W...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
       > reset_critical_slack_limit
```

```
-1963.71 Avg: -189.83
resetting the current slack to -1963.7057
       > repower_paths FUZZY(0.02)
initial slack is -1964
after repower paths slack is -1964
       > critical {repower(SCORE(ALL),INC,NO_VIOLATIONS), repower...
critical( repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1963.71 Avg: -189.46
maximum area for proto box IDCDSUC is 4648
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1963.71 Avg: -189.46
ArrayNum: 9 ArrayMax: 919
-1956.14 Avg: -188.82
ArrayNum: 9 ArrayMax: 919
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
IBD-5000261: repower was applied 2 times.
[repower]: Execution time was 0.6 seconds.
[BD-500026]: repower was applied 2 times.
[repower]: Execution time was 0.6 seconds.
[BD-502000]: Called transforms 32 times and applied 2 of them.
       > compare_critical_slack_limit
3 Avg: -188.47
-1955.13 Avg: -188.47
comparing new slack -1955.1339 to saved slack -1944.0686
        > syntrace
          > write_end_point_report -points 10
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:00:16 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                      EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                   Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
Sort Field: Slack
                                Max. Endpoints: 10
 Cause of Slack
                        Abbreviation Comparison/Description
                         SlkCont
                                    Slack due to a point downstream on path
 Slack Continuation
 Required Arrival Time
                          RAT
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                                         ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                          ClkGSet
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                                     ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                         ClkGHld
ARRIVAL TIME + ADJUST )
                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
                           CIKTPW
TRAILING EDGE)
                               ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                     Setup
```

	ADJUST) Hold Hol	ld (DA	ATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
	ADJUST) EndOfCycle	EndOfC	(DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
	ADJUST) ClockPulseWidth TRAILING EDGE)	CIkPW	(CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	ClockSeparation ARRIVAL TIME + ADJUS	ClkSep T)	(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
		.Test (E	DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
	CLOCK + ADJUST) Arrival Time Limiting	ATLimit	Slack discontinuity due to failed test
	Num/ Test PinName NetName		LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
	1 dcd_succ_last_t1 dcd_succ_last_t1		R C3+R 2954 -1955 3847 1011 1 PO 0
	RAT > BOX714/OUT		999 0 R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1		, , ,
	> BOX714/IN 0 dcd_succ_last_t1&0		R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
-	> C167/y		R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
	0 dcd_succ_last_t1&0 > C167/a		F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
· 8	1862 N675 >{a} C2738/y	· · · · · · · · · · · · · · · · · · ·	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND
	0 N675 > C2738/a		R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND
	29 last_cycle >{b} C2487/y		R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND
	0 last_cycle		
	> C2487/b 29 N1587	•	
	> C1952/y		F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0
	N1587 > C1952/a		R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
	10 num_dcd_cyl&0(1) > BOX679/OUT		R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
	0 num_dcd_cyl&0(1) > BOX679/IN		R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0
	num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)		R C3+R 1024 -1955 80 319 1 PI 0
	2 dcd_succ_last_t1		F C3+R 2644 -1645 2362 1011 1 PO 0
	dcd_succ_last_t1		
	RAT > BOX714/OUT		999 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1 > BOX714/IN		F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD

	0 dcd_succ_last_t1&0	
	> C167/y	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
	0 dcd_succ_last_t1&0	
	> C167/a	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
	1436 N675	
	>{a} C2738/y	R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
	0 N675	
	> C2738/b	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
	56 N1692	E CO. D. 4450 4045 70 450 0 10 44 NAND
	>{b} C2725rwr/y 0 N1692	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND
	> C2725rwr/a	R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
	56 N1479	11 CO+11 1097 -1043 140 100 2 CS_11110211 146 14AIND
	>{c} C2721rwr/y	R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b NAND
	0 N1479	100 100 100 100 100 100 100 100 100 100
	> C2721rwr/c	F C3+R 994 -1645 125 95 2 cs_nnd3n 12b NAND
	102 N1497	
	>{d} C2709rwr/y	F C3+R 994 -1645 125 95 2 cs_nor3n 10e NOR
	0 N1497	
	> C2709rwr/c	R C3+R 898 -1645 137 68 2 cs_nor3n 10e NOR
	96 N1781	
	>{e} C2885/y	R C3+R 898 -1645 137 68 2 cs_nnd4n 10c NAND
· (X)	0 N1781	E 00 B 005 4045 444 504
***	> C2885/d	F C3+R 825 -1645 44 50 1 cs_nnd4n 10c NAND
***	73 N1997 >{f} C2886/y	F C3+R 825 -1645 44 50 1 cs_nnd2n 14c NAND
The state of the second of the second	0 N1997	TOOTH 025 -1045 44 50 LCS_HINDER 14C NAIND
	> C2886/a	R C3+R 802 -1645 80 124 2 cs_nnd2n 14c NAND
	23_op_serialize&0	11 CO 11 COL 1040 CO 124 2 CS_iiidzii 14C IVAIVD
and the state	> BOX638/OUT	R C3+R 802 -1645 80 -124-2 IOPAD IOPAD
	0 op serialize&0	
	> BOX638/IN	R C3+R 802 -1645 80 124 2 IOPAD IOPAD 0
	on porioliza	•
	> op_serialize	R C3+R 802 -1645 80 124 2 PI
10 - 12 miles - 12 miles	op_serialize	
	-	
	3 iu_reset_op_c_t1	R C3+R 2431 -1432 3912 1011 1 PO 0
	iu_reset_op_c_t1	R C3+R 2431 -1432 3912 1011 1 PO 0
	RAT	999 0
	> BOX716/OUT	R C3+R 2431 -1432 3912 1011 1 IOPAD IOPAD
	0 iu_reset_op_c_t1	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `
	> BOX716/IN	R C3+R 2431 -1432 3912 1044 3 IOPAD IOPAD
	0 iu_reset_op_c_t1&0	
	>{a} C2393/y	R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
	0 iu_reset_op_c_t1&0	5 00 B 470 4400 TO 400
	> C2393/a	F C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND
	1958 gbfonet_6> gbfocell_6/y	E C2 D 472 1420 70 107 0 cc : 00 NOT 0
	gbfonet_6	F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
	> gbfocell_6/a	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
	64 N2031	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
	>{b} C2162/y	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
	0 N2031	110 1102 217 10 100_1111doi1 020 147(10)
	> C2162/b	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND

	107 rcvry_reset_q > rcvry_reset.reg_n.lat_0/l2_out_	n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
!	0 rcvry_reset_q > rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	143 slow mode.c2 1	
	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	·
	4 local_milli_t2.reg_n.lat_0/a	F C3+R 2675 -1366 103 92 3 cl_invvn 07c SRL
	51 NET1056	7.00 100 00 000 44 d incom. 070
	Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	F C3+R 2675 -1366 103 92 3 cs_nnd3z 07c NAND
	>{a} BOX789/y	F C3+R 2675 -1366 103 92 3 cs_nnd3z 07c NAND
	0 NET1056	R C3+R 2620 -1366 139 36 1 cs_nnd3z 07c NAND
	> BOX789/b	R C3+R 2620 -1366 139 36 1 cs_nnd3z 07c NAND
	55 NET1054	R C3+R 2620 -1366 139 36 1 cs_nnd2f 03c NAND
	>{b} BOX785/y	N C3+N 2020 -1000 103 00 1 05_111dE1 000 10 015
	0 NET1054 > BOX785/a	F C3+R 2542 -1366 116 19 1 cs_nnd2f 03c NAND
	78 N1866	1 00411 2042 1000 110 10 1 00_111021 000411112
	>{c} C2555/y	F C3+R 2542 -1366 116 19 1 cs_ao12n 03c AOI
	0 N1866	3
	> C2555/b	R C3+R 2431 -1366 3912 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0	
	>{d} C2393/y	R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
- 1	0 iu_reset_op_c_t1&0	and the second of the second o
	> C2393/a	F C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND-
~	1958 gbfonet_6> gbfocell_6/y	
		F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
	gbfonet_6	D 00 D 440 4400 047 40 4 on injury 000 NOT
	> gbfocell_6/a	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
	64 N2031	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
		R C3+R = 410 -1432 217 43 1 C5_1110511 020 (47100 = 1)
	0 N2031	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
	107 rcvry_reset_q	1 00+11 000 1402 01 40 0 00_1111doi1 020 1111114
	> rcvrv reset reg in lat 0/12 out	_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
	0 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	143 slow_mode.c2_1	
	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	
		5 00 D 0075 4000 400 00 0 d injum 070 CDI
	5 local_milli_t1.reg_n.lat_0/a	F C3+R 2675 -1366 103 92 3 cl_invvn 07c SRL
	51 NET1056	F C3- 160 60 238 14 cl_invvn 07c
	Setup local_milli_t1.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	F C3+R 2675 -1366 103 92 3 cs_nnd3z 07c NAND
	>{a} BOX789/y 0 NET1056	1 OUTH 2010 1000 100 02 0 00_HHdd2 070 HHHd
	> BOX789/b	R C3+R 2620 -1366 139 36 1 cs_nnd3z 07c NAND
	55 NET1054	
	>{b} BOX785/y	R C3+R 2620 -1366 139 36 1 cs_nnd2f 03c NAND
	0 NET1054	

.

	> slow_mode.clockblock/c2 0 slow_mode.c2_1	RC	3+ 160	N/C	60 222 13 cb_cl	k_32_1 LCB
	143 slow_mode.c2_1					
	> rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N	N/C 6	0 222 13 cl_invv	n 07d SBI
	0 rcvry_reset_q		305 TI	- 1402	37 49 3 CI_II	IVVII U/U SAL
	> rcvry_reset_reg_n.lat_0/l2_out	tn F	C3±B 303	-1432	57 /0.3 d in	warn O7d SDI
	> C2162/b 107 rcvry_reset_q	r U3+H	303 -1432	5/	49 3 cs_nnd3n	UZC NAND
	0 N2031	E CO. D	200 4400	- 7	40.0	OO - NAND
	>{e} C2162/y	R C3+R	410 -1432	217	43 1 cs_nnd3n	02c NAND
	64 N2031					
	> gbfocell_6/a	R C3+R	410 -1432	217	43 1 cs_invvn	09c NOT
÷	gbfonet_6				0 00	
	> gbfocell_6/y	F C3+R	473 -1432	78	137 3 cs_invvn	09c NOT 0
	1958 gbfonet_6	i Ooth	4/0 -1402	70	13/ 3/05_1110211	UZU IVANU
	0 iu_reset_op_c_t1&0> C2393/a	F C3+R	473 ₋ 1439	79	137 3 cs_nnd2n	O20 NAND
	>{d} C2393/y	H C3+R	2431 -1432	3912	1044 3 cs_nnd2	n 02c NAND
	110 iu_reset_op_c_t1&0	D 00 5	0404 4:55			
	> C2555/b	R C3+R	2431 -1366	3912	1044 3 cs_ao12	n 03c AOI
	0 N1866					
	>{c} C2555/y	F C3+R	2542 -1366	116	19 1 cs_ao12n	03c AOI
	78 N1866	. 30			.0 . 00_(\)	000.00
	> BOX785/a	F C3+R	2542 -1366	6 116	19 1 cs_nnd2f	03c NAND

				The state of the s
			¥-,	
T	6 local_milli.reg_n.lat_0/a	F C3+R	2675 -136	66 103 92 3 cl_invvn 07c SRL
**	51 NET1056		Annual Section 1	A1 (A1)
	Setup local_milli.reg_n.lat_0/c1	F C3	- 160	60 238 14 cl_invvn 07c 1200
	SIOW_ITTOGE.CT_Z			the second of th
i e i ''' , <u>ta</u> '	>{a} BOX789/y 0 NET1056	FC3+R	2675 -1366	3 103 92 3 cs_nnd3z 07c NAND
te eta		R C3+R	2620 -1366	139 36 1 cs_nnd3z 07c NAND
····•	55 NET1054			
1 11	>{b} ₁ BOX785/y	R C3+R	2620 -1366	36 1.cs_nnd2f 03c NAND
	0 NET1054	,		
	> BOX785/a	F C3+R	2542 -1366	116
	78 N1866			
		F C3+R	2542 -1366	116
	0 N1866			
	> C2555/b	R C3+R	2431 -1366	3912 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0			
	>{d} C2393/y	R C3+R	2431 -1432	3912 1044 3 cs_nnd2n 02c NAND
	0 iu_reset_op_c_t1&0			
	> C2393/a	FC3+R	473 -1432	78 137 3 cs_nnd2n 02c NAND
	1958 gbfonet_6			
	> gbfocell_6/y	F C3+R	473 -1432	78 137 3 cs_invvn 09c NOT 0
	gbfonet_6	D 00 D	440 4400	
	> gbfocell_6/a	R C3+R	410 -1432	217 43 1 cs_invvn 09c NOT
	64 N2031	D 00 D	440 4400	0.17 40 4 15 45 11115
	>{e} C2162/y	R C3+R	410 -1432	217 43 1 cs_nnd3n 02c NAND
	0 N2031	F 00 - B	000 4400	57 40 0 IO 00 NAME
	> C2162/b	FC3+R	303 -1432	57 49 3 cs_nnd3n 02c NAND
	107 rcvry_reset_q		20.12 000	4400 57 40 0 1 5000 27 1 27
	> rcvry_reset.reg_n.lat_0/l2_out	_n + C	C3+R 303	-1432 57 49 3 cl_invvn 07d SRL

0 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
143 slow_mode.c2_1	= 22 400 N/O 00 000 10 ah alli 00 1 LCR
	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
7 local_milli_t2.reg_n.lat_0/a	R C3+R 2591 -1236 165 92 3 cl_invvn 07c SRL
5 NET1056	
Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	TO A STAND
>{a} BOX789/y	R C3+R 2591 -1236 165 92 3 cs_nnd3z 07c.NAND
0 NET1056	5 00 D 0544 4006 407 20 1 oc ppd27 07c NAND
	F C3+R 2511 -1236 107 32 1 cs_nnd3z 07c NAND
80 N639	F C3+R 2511 -1236 107 32 1 cs_nnd2n 02c NAND
>{b} C2466/y 0 N639	00411 2311 1200 107 02 1 00
> C2466/b F	R C3+R 2431 -1236 3912 1044 3 cs_nnd2n 02c NAND
80 iu_reset_op_c_t1&0	•
	R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	TO TO NAMED
, 02000.00	C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND
1958 gbfonet_6	F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
3	F C3+R 4/3 -1432 /6 13/ 3 CS_IIIVVII 09C NOT 0
gbfonet_6 > gbfocell_6/a	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
64 N2031	1100411 410 1102 217 10 100
>{d} C2162/y	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
0 N2031	
> C2162/b F	C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
107 rcvry_reset_q	T 00 D 000 4400 F7 40 0 d invent 07d CDI
	n FC3+R 303 -1432 57 49 3 cl_invvn 07d SRL
0 rcvry_reset_q	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
143 slow_mode.c2_1	N C34 100 14/0 : 00 222 10 0 = 11/4/1 0/ 0 0/ 12
> slow_mode.cz_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
8 local_milli_t1.reg_n.lat_0/a	R C3+R 2591 -1236 165 92 3 cl_invvn 07c SRL
5 NET1056	F C3- 160 60 238 14 cl_invvn 07c
Setup local_milli_t1.reg_n.lat_0/c1	F C3- 100 00 230 14 CI_IIIVVII 070
1200 slow_mode.c1_4 >{a} BOX789/y	R C3+R 2591 -1236 165 92 3 cs_nnd3z 07c NAND
0 NET1056	1100111 2001 1200 100 02 032
> BOX789/a	F C3+R 2511 -1236 107 32 1 cs_nnd3z 07c NAND
80 N639	
>{b} C2466/y	F C3+R 2511 -1236 107 32 1 cs_nnd2n 02c NAND
0 N639	D 00 D 0404 4000 0010 4044 0 co mod0n 00c NAND
	H C3+H 2431 -1236 3912 1044 3 CS_NNO2N 02C NAIND
	P.C3.P. 2431 -1432 3012 1044 3 cs nnd2n 02c NAND
. (-)	N COTH 2401 -1402 0012 1044 0 00_HINDER 02014/HD
	F C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND
>{b} C2466/y 0 N639> C2466/b 80 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0	F C3+R 2511 -1236 107 32 1 cs_nnd2n 02c NAND R C3+R 2431 -1236 3912 1044 3 cs_nnd2n 02c NAND R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND F C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND

	> gbfocell_6/y	F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
	gbfonet_6	B 00 B 440 4400 047 40 4 4 5 40 40 40 40 40 40 40 40 40 40 40 40 40
	> gbfocell_6/a 64 N2031	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
	>{d} C2162/y	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
	0 N2031	11 COTIL : 410 -1402 217 45 1 CS_IIIIGOII 02C IVAND
	> C2162/b	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
	107 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/l2_ou	ut_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
	0 rcvry_reset_q	- - - - - - - - - -
	> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	143 slow_mode.c2_1> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	11 00+ 100 140 00 222 10 00_01K_02_1 EOB
		R C3+R 2591 -1236 165 92 3 cl_invvn 07c SRL
	5 NET1056 Setup local_milli.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c 1200
	slow_mode.c1_2	F C3- 160 60 238 14 cl_invvn 07c 1200
	>{a} BOX789/y	R C3+R 2591 -1236 165 92 3 cs_nnd3z 07c NAND
	0 NET1056	
* .	> BOX789/a	F C3+R 2511 -1236 107 32 1 cs_nnd3z 07c NAND
•	80 N639	
	>{b} C2466/y 0 N639	F C3+R 2511 -1236 107 32 1 cs_nnd2n 02c NAND
The second secon	> C2466/b	R C3+R 2431 -1236 3912 1044 3 cs_nnd2n 02c NAND
	80 iū_reset_op_c_t1&0	TO THE OUT OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OWN
comparation of the second seco	>{c} C2393/y	R C3+R _2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
	0 iu_reset_op_c_t1&0	
18-	> C2393/a 1958 gbfonet_6	F C3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND
	> gbfocell_6/y	F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
**	gbfonet_6	. 55 176 1962 76 167 6 65_HIVII 656 1401 0
er 1 met	> gbfocell_6/a	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
	64 N2031	
	>{d} C2162/y 0 N2031	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
	> C2162/b	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
	107 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/l2_ou	rt_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL
	0 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	143 slow_mode.c2_1> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	11 OUT 100 100 00 222 13 CD_CIK_32_1 LOD
	10 iu_reset_op_c_t1	F C3+R 2130 -1131 2719 1011 1 PO 0
	iu_reset_op_c_t1 RAT	999 0
	> BOX716/OUT	999 0 F C3+R 2130 -1131 2719 1011 1 IOPAD IOPAD
	0 iu_reset_op_c_t1	. COM LIGO HOT ZITO TOTAL TOTAL
	> BOX716/IN	F C3+R 2130 -1131 2719 1044 3 IOPAD IOPAD
	0 iu_reset_op_c_t1&0	

```
2130 -1131 2719 1044 3 cs_nnd2n 02c NAND
                               FC3+R
---->{a} C2393/y
0 iu_reset_op_c_t1&0
                                                         137 3 cs_nnd2n 02c NAND
                                         451 -1131
                                                     118
                               RC3+R
---> C2393/a
1679 gbfonet_6
                                                          137 3 cs_invvn 09c NOT
                                                     118
                                         451 -1131
                               R C3+R
----> gbfocell_6/y
0 qbfonet_6
                                                           43 1 cs_invvn 09c NOT
                                                     158
                               FC3+R
                                         370 -1131
----> gbfocell_6/a
81 N2031
                                                           43 1 cs_nnd3n 02c NAND
                               FC3+R
                                          370 -1131
                                                     158
---->{b} C2162/y
0 N2031
                                                          49 3 cs_nnd3n 02c NAND
                                                      46
                               RC3+R
                                         290 -1131
----> C2162/b
81 rcvry_reset_q
                                                                 49 3 cl_invvn 07d SRL
                                                290 -1131
                                                            46
                                      RC3+R
----> rcvry_reset.reg_n.lat_0/l2_out_n
0 rcvry_reset_q
                                                         60 222 13 cl_invvn 07d SRL
                                    R C3+
                                             160
                                                  N/C
----> rcvry_reset.reg_n.lat_0/c2
130 slow mode.c2_1
                                                          60 222 13 cb_clk_32_1 LCB
                                              160
                                                    N/C
                                     R C3+
----> slow_mode.clockblock/c2
0 slow_mode.c2_1
------
         > measure
The model <IDCDSUC> has:
                           122
 Primary Inputs
                           ···73
 Primary Outputs
                            0
 Primary BIDIs
 Signals =
                        1142
                          919
                          1757
 Connections
                          . 83
 Master REG Bits = =
                            83
 Slave REG Bits =
 Internal Area
                = . .
                        4648
 External Area
                            0
 Gates/Connects =
                          0.523051
 Fanout Count
                          1757 ·
 Average Fanout =
                          1.538529
 Avg Tech Box Size =
                           5.057671
                            0.010912
 Tech Box Size Stddev =
                       0.000000
 Power
 ***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
                           767
 Real signals
                           544
 Real boxes
                            1382
 Real connections =
                          2149
 Real LSTs
                         8.544118
  Real ICells/box
                         3.950368
  Real LSTs/box
                         1.409926
  Real nets/box
  Cell
               Total
```

Power Level Function Int Ext Power Int Ext Power

0

0

6

4

12

AOI

AOI

AOI

0.000

0.000

0.000

42

8

12

0.000

0

0.000

0.000

Each

7

2

Type Cnt Boxname

cs_ao22n03c

cs ao12n03c

cs_ao12n10c

Cell

03c

03c >

10c >

```
1
       cs ao22n10c
                                10c
                                            AOI
                                                           0.000
                                                   18
                                                        0
                                                                   18
                                                                         0
                                                                           0.000
  1
       cs_ao12n04c
                                04c
                                            AOI
                                                   4
                                                        0
                                                           0.000
                                                                   4
                                                                        0
                                                                           0.000
 180
        BRKPT
                                         BRKPT
                                                   0
                                    >
                                                       0
                                                           0.000
                                                                   0
                                                                        0
                                                                          0.000
 195
        IOPAD
                                        IOPAD
                                                      0
                                                                       0
                                                  0
                                                          0.000
                                                                  0
                                    >
                                                                          0.000
 160
        cs nnd2n02c
                                 02c
                                       >
                                            NAND
                                                      3
                                                              0.000
                                                                     480
                                                                            0.000
  1
       cs nnd2n10c
                                10c
                                            NAND
                                                            0.000
                                      >
                                                     8
                                                         0
                                                                     8
                                                                          0.000
  3
       cs nnd2n12c
                                12c
                                      >
                                            NAND
                                                    12
                                                          0
                                                             0.000
                                                                     36
                                                                           0
                                                                              0.000
  21
       cs_nnd3n02c
                                 02c
                                            NAND
                                                          0
                                       >
                                                     4
                                                             0.000
                                                                     84
                                                                           0
                                                                              0.000
  4
       cs_nnd2n11c
                                11c
                                      >
                                            NAND
                                                    11
                                                          0
                                                             0.000
                                                                     44
                                                                           0
                                                                              0.000
  3
       cs_nnd2n03c
                                03c
                                            NAND
                                                     3
                                                         0
                                                            0.000
                                                                     9
                                                                          0
                                                                             0.000
  5
       cs_nnd4n03c
                                03c
                                            NAND
                                                     5
                                                         0
                                                            0.000
                                      >
                                                                    25
                                                                          0
                                                                             0.000
  6
       cs_nnd2n14c
                                14c
                                            NAND
                                                    19
                                                          0
                                                            -0.000
                                      >
                                                                    114
                                                                           0....0:00
  1
       cs_nnd3n07c
                                07c
                                           NAND
                                                    6
                                                         0
                                      >
                                                            0.000
                                                                     6
                                                                             0.000
                                                                         0
  2
       cs_nnd2n14e
                                14e
                                                    19
                                            NAND
                                                          0
                                      >
                                                             0.000
                                                                     38
                                                                           0.000
  1
      cs_nnd2n04c
                                04c
                                           NAND
                                                     3
                                                         0
                                      >
                                                            0.000
                                                                     3
                                                                             0.000
  2
      cs nnd2n07c
                                07c
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                      >
                                                                     8
                                                                         0
                                                                             0.000
  1
      cs nnd2n14b
                                14b
                                            NAND
                                                    20
                                      >
                                                          0
                                                             0.000
                                                                     20
                                                                           0
                                                                              0.000
  1
      cs nnd3n12b
                                12b
                                            NAND
                                                    22
                                      >
                                                          0
                                                             0.000
                                                                     22
                                                                           0
                                                                              0.000
  2
      cs nnd4n10c
                                10c
                                           NAND
                                                    20
                                      >
                                                          0
                                                             0.000
                                                                     40
                                                                          .0
                                                                              0.000
  2
      cs nnd2n08c
                                08c
                                                    7
                                      >
                                           NAND
                                                         0
                                                            0.000
                                                                    14
                                                                          0
                                                                             0.000
  2
      cs_nnd3n05c
                                05c
                                           NAND
                                                    6
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                                                             0.000
  1
      cs_nnd2n05c
                                05c
                                           NAND
                                                    4
                                                         0
                                                            0.000
                                                                     4
                                                                         0
                                                                             0.000
      cs nnd3n10c
                                10c
                                           NAND
                                      >
                                                    12
                                                         0
                                                             0.000
                                                                     12
                                                                          0 - 0.000
  1
      cs_nnd2f03c
                               03c.
                                      >
                                           NAND
                                                    4
                                                        0
                                                            0.000
                                                                         0
                                                                            0.000
                                                                    4
  1
      cs_nnd3z07c
                                07c
                                      >
                                           NAND
                                                    10
                                                         0
                                                            0.000
                                                                    10
                                                                          0
                                                                             0.000
  2
      cs_nnd4v06c
                                06c
                                      >
                                           NAND
                                                    8
                                                         0
                                                            0.000
                                                                    16
                                                                         0
                                                                             0.000.
 10
       cs_nor2n02c
                                02c > :
                                           NOR
                                                   . 3
                                                        0
                                                           ..0.000
                                                                    30
                                                                         .0
                                                                            0.000
      cs nor3n03c
                                03c
                                           NOR
                                                   4
                                                        0
                                                           0.000
                                                                    4
                                                                        0 ..
                                                                           0.000 ----
  1
      cs nor2n12c
                                12c
                                      >
                                           NOR
                                                   12
                                                        0
                                                           0.000
                                                                    12
                                                                         0
                                                                            0.000
  1
      cs_nor2n04c
                               04c
                                           NOR
                                     > -
                                                   3
                                                        0
                                                           0.000
                                                                    3
                                                                        0
                                                                           0.000
  1
      cs_nor3n10e
                                10e >
                                            NOR
                                                   16
                                                        0
                                                            0.000
                                                                    16
                                                                             0.000
                                                                         0
: 1
      cs_nor2n11c -
                                11c
                                     >
                                           NOR
                                                   11
                                                       ...0
                                                           0.000 11
                                                                         0.000
 88
       cs_invvn01c
                               01c
                                           NOT
                                                   2
                                      >
                                                        0
                                                           0.000
                                                                  176
                                                                         0
                                                                            0.000
  4
      cs_invvn11c
                               11c
                                     >
                                           NOT
                                                  6
                                                       0.000
                                                                  24
                                                                           0.000
                                                                        0
  6
      cs_invvn10c
                               10c
                                           NOT
                                     >
                                                   4
                                                          0.000
                                                                  24
                                                       0
                                                                           0.000
                                                                        0
- 21
       cs_invvn12c
                               12c
                                           NOT
                                                   6
                                                           0.000
                                     >
                                                       0
                                                                  126
                                                                         0
                                                                            0.000
  6
      cs_invvn09c
                               09c
                                           NOT
                                     >
                                                  4
                                                       0
                                                          0.000
                                                                  24
                                                                           0.000
                                                                        0
 22
       cs_invvn07c
                               07c
                                           NOT
                                                   2
                                                           0.000
                                     >
                                                       0
                                                                   44
                                                                        0
                                                                           0.000
  4
      cs invvn15c
                               15c
                                           NOT
                                                  10
                                     >
                                                       0
                                                           0.000
                                                                   40
                                                                        0
                                                                           0.000
  8
      cs_invvn06c
                               06c
                                           NOT
                                                  2
                                     >
                                                       0
                                                          0.000
                                                                  16
                                                                        0
                                                                           0.000
 12
       cs_invvn05c
                                                   2
                               05c
                                           NOT
                                                       0
                                                           0.000
                                     >
                                                                   24
                                                                        0
                                                                           0.000
  6
      cs invvn13c
                               13c
                                           NOT
                                                  8
                                     >
                                                       0
                                                          0.000
                                                                  48
                                                                        0
                                                                           0.000
  1
      cs_invvv19b
                               19b
                                           NOT
                                                  28
                                     >
                                                       0
                                                           0.000
                                                                   28
                                                                        0
                                                                           0.000
  5
      cs_invvn08c
                                                                           0.000
                               08c
                                     Š
                                           NOT
                                                  4
                                                       0
                                                          0.000
                                                                  20
                                                                        0
  6
      cs invvn02c
                               02c
                                     >
                                          NOT
                                                  2
                                                       0
                                                          0.000
                                                                  12
                                                                        0
                                                                           0.000
  3
      cs invvn14c
                               14c
                                          NOT
                                                  8
                                                       0
                                     >
                                                          0.000
                                                                  24
                                                                           0.000
  3
      cs_invvn04c
                               04c
                                          NOT
                                                  2
                                                       0
                                                          0.000
                                     >
                                                                   6
                                                                       0
                                                                          0.000
  1
      cs_invvn19c
                               19c
                                     >
                                          NOT
                                                  25
                                                           0.000
                                                       0
                                                                  25
                                                                        0
                                                                           0.000
  2
      cs_invvn16c
                                          NOT
                               16c
                                     >
                                                  14
                                                       0
                                                           0.000
                                                                   28
                                                                        0
                                                                           0.000
  1
      cs_invvn01e
                               01e
                                     >
                                           NOT
                                                  2
                                                       0
                                                          0.000
                                                                   2
                                                                       0
                                                                          0.000
  2
      cs_oa21n10c
                                10c
                                     >
                                           OAI
                                                  14
                                                       0
                                                           0.000
                                                                   28
                                                                        0
                                                                           0.000
  1
      cs_oa22n10c
                                10c
                                           OAL
                                                  18
                                                       0
                                      >
                                                           0.000
                                                                   18
                                                                        0
                                                                            0.000
 22
      cl_invvn07c
                               07c
                                          REG
                                                  25
                                                       0
                                                           0.000
                                     >
                                                                  550
                                                                         0
                                                                            0.000
 30
      cl_invvn07d
                               07d
                                     >
                                           REG
                                                  25
                                                        0
                                                           0.000
                                                                  750
                                                                         0
                                                                            0.000
 18
      cl_nnd2n07c
                               07c
                                           REG
                                                  26
                                     >
                                                        0
                                                           0.000
                                                                   468
                                                                          0
                                                                             0.000
```

```
264
                                                               0.000
                          07c >
                                    REG
                                          33
                                               0
                                                  0.000
   cl_ao22n07c
8
                                    REG
                                          29
                                               0
                                                  0.000
                                                         58
                                                              0
                                                                 0.000
                          07c
2
   cl_nnd3n07c
                               >
                                          26
                                                  0.000
                                                         26
                                                              0
                                                                 0.000
                                    REG
                                               0
                         06c
   cl_nor2n06c
1
                                                         30
                                                              0
                                                                 0.000
                                          30
                                                  0.000
                          07c
                                    REG
                                               0
1
   cl_ao21n07c
                                                                 0.000
                                                  0.000
                                                         30
                                                              0
                                    REG
                                          30
                                               0
                          07c
   cl_oa21n07c
1
                                                                   0.000
                                                    0.000
                                                              70
                               > SEQUENTIAL
                                               70
   cb_mode_block
                                                  0 0.000 480
                                                                  0.000
                              > SEQUENTIAL
                                            80
   cb_clk_32_1
6
                                                0.000
                                                           8
                                                               0.000
                                    XNOR
                                            8
    cs_xbn2n01b
                          01b
1
                                                          8
                                                              0
                                                                 0.000
                                                0
                                                  0.000
                                     XOR
                                            8
                          01d
                                >
    cs_xbo2n01d
```

```
# of
Levels Output
 0
        1
        55
              50* plus *****
  1
 2
        1
  3
        8
  4
 10
         3
 11
         1
 12
         3
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
       20 .
 2
     __-1
 3
        5
 4
        3.
 5
        10
 7
        3
 9
        1
 10
         6
 12
         1
 14
         6
 15
         9
 16
        14
 17
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
       2
  0
  1
      940
            2
       97
  3
       42
  4
       17
  5
       7
  6
       11
  7
       3
 8
       3
 13
        3
 14
       16
 20
        1
[End of measure]
[measure]: Execution time was 0.6 seconds.
         > randsim q
>>]: randsim( q );
       > echo {inside loop}
inside loop
   > measure
The model <IDCDSUC> has:
 Primary Inputs =
                          122
                          · 73
 Primary Outputs =
 Primary BIDIs =
                           0 -
 Signals
                      -1142
 Gate Count =
                      919
 Connections
                          1757
 Master REG Bits =
                        83
 Slave REG Bits
                            83
 Internal Area =
                         4648
 External Area
                           0
 Gates/Connects
                         0.523051
 Fanout Count
                          1757
 Average Fanout
                         1.538529
 Avg Tech Box Size =
                          5.057671
 Tech Box Size Stddev =
                           0.010912
 Power
                      0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
 Real signals
                         767
Real boxes
                          544
Real connections
                           1382
Real LSTs
                         2149
Real ICells/box
                       8.544118
Real LSTs/box
                        3.950368
Real nets/box
                       1.409926
Cell
             Total
Each
              Cell
Type Cnt Boxname
                            Power Level Function
                                                 Int Ext Power Int Ext Power
```

```
0.000
                                                                   42
                                                                         0
                                                           0.000
                                            AOI
                                                   6
                                                       0
                               03c
                                      >
     cs_ao22n03c
7
                                                                   8
                                                                        0
                                                                            0.000
                                                           0.000
                                            AOI
                                                   4
                                                       0
     cs_ao12n03c
                               03c
                                      >
2
                                                           0.000
                                                                   12
                                                                         0
                                                                             0.000
                                                  12
                                                        0
                               10c
                                      >
                                            AOI
     cs ao12n10c
1
                                                                         0
                                                                             0.000
                                                           0.000
                                                                   18
                                            AOI
                                                  18
                                                        0
                               10c
                                      >
     cs ao22n10c
1
                                                                            0.000
                                                           0.000
                                                                    4
                                                                        0
                                            AOI
                                                   4
                                                       0
                               04c
     cs ao12n04c
1
                                                                           0.000
                                                                   0
                                                                        0
                                                   0
                                                       0
                                                           0.000
                                        BRKPT
                                   >
180
      BRKPT
                                                                       0
                                                                          0.000
                                       IOPAD
                                                  0
                                                      0
                                                          0.000
                                                                   0
      IOPAD
                                   >
195
                                                                               0.000
                                                      3
                                                              0.000
                                                                     480
                                                                            0
                                            NAND
                                                          0
                                 02c
                                       >
160
      cs_nnd2n02c
                                                                             0.000
                                                             0.000
                                                                      8
                                                                          0
                                                         0
                                           NAND
                                                     8
                                10c
                                      >
     cs nnd2n10c
1
                                                                           0
                                                                               0.000
                                                             0.000
                                                                      36
                                           NAND
                                                    12
                                                          0
                                12c
     cs_nnd2n12c
                                      >
3
                                                                           0
                                                                               0.000
                                                             0.000
                                                                      84
                                                     4
                                                          0
                                02c
                                      >
                                            NAND
      cs_nnd3n02c
21
                                                                               0.000
                                                                      44
                                                                           0
                                                    11
                                                          0
                                                             0.000
                                           NAND
                                11c
                                      >
      cs nnd2n11c
 4
                                                             0.000
                                                                      9
                                                                          0
                                                                              0.000
                                                     3
                                                         0
                                           NAND
                                03c
                                      >
     cs_nnd2n03c
 3
                                                             0.000
                                                                     25
                                                                           0
                                                                              0.000
                                                          0
                                03c
                                      >
                                           NAND
                                                     5
 5
     cs_nnd4n03c
                                                                            0
                                                                               0.000
                                                                     114
                                                    19
                                                          0
                                                             0.000
                                14c
                                           NAND
      cs nnd2n14c
                                      >
 6
                                                                              0.000
                                                                      6
                                                                          0
                                                          0
                                                             0.000
                                           NAND
                                                     6
                                07c
                                      >
      cs_nnd3n07c
 1
                                                                               0.000
                                                                      38
                                                                            0
                                                          0
                                                             0.000
                                            NAND
                                                     19
                                14e
                                      >
 2
      cs_nnd2n14e
                                                                          0
                                                                              0.000
                                           NAND
                                                     3
                                                          0 -
                                                             0.000
                                                                      3
                                04c
      cs nnd2n04c
                                      >
 1
                                                                          0
                                                                              0.000
                                                     4
                                                          0
                                                             0.000
                                                                      8
                                           NAND
                                07c
                                      >
 2
      cs_nnd2n07c
                                                                            0
                                                                      20
                                                                               0.000
                                                          0
                                                              0.000
                                14b
                                      >
                                            NAND
                                                     20
 1
      cs_nnd2n14b
                                                                      22
                                                                               0.000
                                                          0
                                                              0.000
                                                                            0
                                12b
                                            NAND
                                                     22
                                      >
 1
      cs nnd3n12b
                                                          0
                                                              0.000
                                                                      40
                                                                            0
                                                                               0.000
                                            NAND
                                                    20
                                10c
                                      >
 2
      cs nnd4n10c
                                                                      14
                                                                               0.000
                                                          0
                                                             0.000
                                                                           0
                                            NAND
                                                     7.
                                08c
                                      >
 2
      cs nnd2n08c
                                                          0
                                                             0.000
                                                                      12
                                                                           0
                                                                               0.000
                                            NAND
                                                     6
                                05c
                                      >
 2
      cs nnd3n05c
                                                             0.000
                                                                      4
                                                                           0 - 0.000
                                                     4
                                                          0
                                            NAND
                                05c
                                      >
      cs_nnd2n05c
 1
                                                                      12
                                                             0.000
                                                                            0
                                                                               0.000
                                                          0
                                            NAND
                                                     12
                                10c
                                      >
      cs_nnd3n10c
 1
                                                                      4---0
                                                                             0.000
                                                         0
                                                             0.000
                                           NAND
                                                     4
                                03c
      cs nnd2f03c
                                      >
 1
                                                             0.000
                                                                      10
                                                                            0
                                                                               0.000
                                                    10
                                                          0
                                            NAND
      cs_nnd3z07c
                                07c
                                      >
 1
                                                             0.000
                                                                     16
                                                                           0
                                                                               0.000 -
                                                     8
                                                          0 -
                                            NAND
                                06c
                                      >
 2
      cs_nnd4v06c
                                                                           0
                                                                              0.000
                                                                     30
                                            NOR
                                                     3
                                                         0
                                                             0.000
      cs_nor2n02c
                                02c
                                      >
 10
                                                                          0
                                                                             0.000 .....
                                                                     4
                                                         0.
                                                            0.000
                                            NOR
                                                    .4.
                                03c
                                      .>
      cs_nor3n03c
 1
                                                                              0.000
                                                                     12
                                                                           0
                                                         0
                                                             0.000
                                                    12
                                12c
                                      >
                                            NOR
 1
      cs_nor2n12c
                                                                             0.000
                                                                          0
                                                    3
                                                         0
                                                            0.000
                                                                     3
                                04c
                                      >. _
                                            NOR
 1
      cs_nor2n04c
                                                                           0
                                                                               0.000
                                                        . 0
                                                                     16
                                                    16
                                                             0.000
                                10e
                                      >
                                            NOR
      cs_nor3n10e
 1
                                                                              0.000
                                                                           0
                                                             0.000
                                                                     11
                                11c
                                      >
                                            NOR
                                                    11
                                                        . 0
 1
      cs nor2n11c
                                                                              0.000
                                                    2
                                                         0
                                                            0.000
                                                                    176
                                                                           0
                                01c
                                      >
                                            NOT
      cs invvn01c
 88
                                                            0.000
                                                        0
                                                                    24
                                                                          0
                                                                             0.000
                                            NOT
                                                    6
                                11c
                                      >
 4
      cs_invvn11c
                                                            0.000
                                                                    24
                                                                          0
                                                                             0.000
                                            NOT
                                                    4
                                                        0
                                10c
                                      >
 6
      cs invvn10c
                                                                              0.000
                                                                    126
                                                                           0
                                            NOT
                                                    6
                                                         0
                                                            0.000
                                12c
                                      >
       cs invvn12c
 21
                                                            0.000
                                                                          0
                                                                             0.000
                                            NOT
                                                    4
                                                        0
                                                                    24
      cs_invvn09c
                               09c
                                      >
 6
                                                                    44
                                                                          0
                                                                              0.000
                                                    2
                                                         0
                                                            0.000
                                            NOT
                                07c
                                      >
 22
       cs_invvn07c
                                                                          0
                                                                              0.000
                                                   10
                                                         0
                                                            0.000
                                                                     40
                                            NOT
                                15c
                                      >
  4
      cs invvn15c
                                                        0
                                                            0.000
                                                                    16
                                                                          0
                                                                             0.000
                                                    2
                                            NOT
                                06c
                                      >
  8
      cs_invvn06c
                                                    2
                                                            0.000
                                                                     24
                                                                          0
                                                                              0.000
                                                         0
                                            NOT
                                05c
                                      >
 12
       cs_invvn05c
                                                                          0
                                                                             0.000
                                                        0
                                                            0.000
                                                                    48
                                                    8
                                13c
                                            NOT
  6
      cs invvn13c
                                      >
                                                                          0
                                                                              0.000
                                                         0
                                                            0.000
                                                                    28
                                                    28
                                19b
                                            NOT
      cs_invvv19b
                                      >
  1
                                                                          0
                                                                             0.000
                                                                    20
                                            NOT
                                                    4
                                                         0
                                                            0.000
                                08c
                                      >
  5
      cs_invvn08c
                                                                             0.000
                                            NOT
                                                    2
                                                         0
                                                            0.000
                                                                    12
                                                                          0
                                02c
                                      >
  6
      cs invvn02c
                                                            0.000
                                                                    24
                                                                          0
                                                                             0.000
                                                         0
                                                    8
                                14c
                                      >
                                            NOT
      cs invvn14c
  3
                                                                             0.000
                                                                     6
                                                                         0
                                                    2
                                                         0
                                                            0.000
                                04c
                                            NOT
                                      >
  3
      cs invvn04c
                                                             0.000
                                                                     25
                                                                           0
                                                                              0.000
                                                    25
                                                         0
                                            NOT
                                19c
                                      >
      cs_invvn19c
  1
                                                                     28
                                                                           0
                                                                              0.000
                                                             0.000
                                            NOT
                                                    14
                                                         0
                                16c
                                      >
  2
      cs_invvn16c
                                                                             0.000
                                                                     2
                                                                          0
                                            NOT
                                                    2
                                                         0
                                                            0.000
                                01e
                                      >
  1
      cs_invvn01e
                                                                     28
                                                                           0
                                                                              0.000
                                                    14
                                                         0
                                                             0.000
                                             OAI
                                 10c
  2
      cs_oa21n10c
```

```
1
    cs oa22n10c
                           10c
                                      OAI
                                           18
                                                0
                                                   0.000
                                                          18
                                                                0.000
22
    cl invvn07c
                          07c
                                     REG
                                           25
                                                0
                                                   0.000
                                >
                                                          550
                                                                0
                                                                  0.000
30
    cl_invvn07d
                          07d
                                >
                                     REG
                                           25
                                                 0
                                                   0.000
                                                          750
                                                                0
                                                                   0.000
18
    cl_nnd2n07c
                           07c
                                >
                                     REG
                                            26
                                                 0
                                                   0.000
                                                          468
                                                                 0.000
8
    cl_ao22n07c
                           07c
                                >
                                     REG
                                            33
                                                 0
                                                    0.000
                                                          264
                                                                0.000
2
    cl_nnd3n07c
                           07c
                                >
                                     REG
                                            29
                                                 0
                                                   0.000
                                                           58
                                                                0
                                                                   0.000
1
    cl_nor2n06c
                          06c
                                     REG
                                           26
                                                0.000
                                                          26
                                                               0
                                                                  0.000
1
    cl_ao21n07c
                          07c
                                     REG
                                           30
                                                   0.000
                                                           30
                                                 0
                                                                0
                                                                   0.000
    cl_oa21n07c
1
                          07c
                                     REG
                                            30
                                                 0.000
                                                           30.
                                                                0
                                                                   0.000
    cb_mode_block
1
                                > SEQUENTIAL
                                                70
                                                     0.000
                                                                     0.000
                                                                70
    cb_clk_32_1
6
                              > SEQUENTIAL
                                              80
                                                   0 0.000 480
                                                                   0.000
    cs xbn2n01b
1
                           01b
                                     XNOR
                                              8
                                                 0.000
                                >
                                                            8
                                                                0.000
1
    cs_xbo2n01d
                           01d
                                      XOR
                                             8
                                                           8
                                >
                                                 0
                                                    0.000
                                                               0
                                                                  0.000
```

```
# of
Levels Output
 0
 1
       55
 2
        1
 3
        8
 4
        1
 10
        3
 11
         1
12
        3,
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 0
        7
 2
       20
 3
        1
 4
        5
 5
        3
 6
       10
 7
        3
 9
        1
 10
        6
 12
        1
 14
        6
 15
        9
 16
        4
 17
        14
```

The Histogram Of Fanin vs. Box

```
18
The Histogram Of Fanout vs. Net
   # of
Fanout Nets
       2
 0
            940
 1
            50* plus ********
 2
       97
  3
       42
       17
  4
  5
       7
  6
       11
  7
       3
  8
        3
 13
       16
 14
 20
        1
[End of measure]
[measure]: Execution time was 0.6 seconds.
       > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:00:19 1999
Part: IDCDSUC
Mode : Late Mode / Nominal EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                 Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                              Max. Endpoints: 3
Sort Field: Slack
                      Abbreviation Comparison/Description
  Cause of Slack
                                   Slack due to a point downstream on path
                        SIkCont
  Slack Continuation
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                         RAT
  Required Arrival Time
                                        ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
  Asserted Required Arrival Time AssrtRAT
 TIME)
                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                         ClkGSet
  Clock Gating Setup
 ARRIVAL TIME + ADJUST )
                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
  Clock Gating Hold
                        CIkGHId
 ARRIVAL TIME + ADJUST )
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
  Clock Tree Pulse Width
                          CIKTPW
 TRAILING EDGE)
                              ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                    Setup
  Setup
 ADJUST)
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                    Hold
  Hold
 ADJUST)
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                       EndOfC
  EndOfCycle
 ADJUST)
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                         CIkPW
  ClockPulseWidth
 TRAILING EDGE)
```

3

35

	ClockSeparation ARRIVAL TIME + ADJUS				
		Test (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM			
	CLOCK + ADJUST)	(*************************************			
	Arrival Time Limiting	ATLimit Slack discontinuity due to failed test			
	Num/ Test PinName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj			
	NetName				
	1 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2954 -1955 3847 1011 1 PO 0			
	RAT	999 0			
	O dcd_succ_last_t1	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD			
	Odcd_succ_last_t1&0	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD			
	> C167/y 0 dcd_succ_last_t1&0	R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT			
	> C167/a 1862 N675	F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT			
	>{a} C2738/y 0 N675	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND			
	> C2738/a 29 last_cycle	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND			
	>{b} C2487/y - 0. last_cycle	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND			
	> C2487/b 29 N1587	F.C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND			
	> C1952/y N1587	F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0			
	> C1952/a	R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT			
****	TO TIUITI_aca_cyt&0(1)				
and the second	> BOX679/OUT 0 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD			
	> BOX679/IN num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0			
	> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 PI 0			
	2 dcd succ last t1	F C3+R 2644 -1645 2362 1011 1 PO 0			
•	dcd_succ_last_t1	2002 1011 170			
	RAT	999 0			
	> BOX714/OUT	F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD			
	0 dcd_succ_last_t1 > BOX714/IN	F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD			
	0 dcd_succ_last_t1&0> C167/y	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT			
	0 dcd_succ_last_t1&0> C167/a	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT			
	1436 N675 >{a} C2738/y 0 N675	R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND			

> C2738/b	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
56 N1692 >{b} C2725rwr/y	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND
0 N1692 > C2725rwr/a	R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
56 N1479 >{c} C2721rwr/y	R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b NAND
0 N1479 > C2721rwr/c	F C3+R 994 -1645 125 95 2 cs_nnd3n 12b NAND
102 N1497 >{d} C2709rwr/y	F C3+R 994 -1645 125 95 2 cs_nor3n 10e NOR
0 N1497 > C2709rwr/c	R C3+R 898 -1645 137 68 2 cs_nor3n 10e NOR
96 N1781 >{e} C2885/y	R C3+R 898 -1645 137 68 2 cs_nnd4n 10c NAND
0 N1781 > C2885/d	F C3+R 825 -1645 44 50 1 cs_nnd4n 10c NAND
73 N1997 >{f} C2886/y	F C3+R 825 -1645 44 50 1 cs_nnd2n 14c NAND
0 N1997 > C2886/a	R C3+R 802 -1645 80 124 2 cs_nnd2n 14c NAND
23 op_serialize&0> BOX638/OUT	R C3+R 802 -1645 80 124 2 IOPAD IOPAD
	R C3+R 802 -1645 80 124 2 IOPAD IOPAD 0
op_serialize > op_serialize op_serialize	R C3+R 802 -1645 80 124 2 PI 0
op_serialize	
3 iu_reset_op_c_t1	R C3+R 2431 -1432 3912 1011 1 PO 0
iu_reset_op_c_t1	

	op_serialize> op_serialize op_serialize	R C3+R	802 -1645	80 124 2 PI	0.
				*	
	3 iu_reset_op_c_t1	R C3+R	2431 -1432	2 3912 1011 1 PO	0
e	iu_reset_op_c_t1	999		. , ;	
	RAT > BOX716/OUT	R C3+F	2431 -143	32 3912 101 <u>1</u> 1 IOPAD	IOPAD
	0 iu_reset_op_c_t1> BOX716/IN	R C3+R		3912 1044 3 IOPAD	IOPAD
*	0 iu_reset_op_c_t1&0 >{a} C2393/y	R C3+R		3912 1044 3 cs_nnd2n	02c NAND
	0 iu_reset_op_c_t1&0> C2393/a	F C3+R	473 -1432	78 137 3 cs_nnd2n 02	
	1958 gbfonet_6	F C3+R	473 -1432		
	> gbfocell_6/y gbfonet_6	R C3+R	410 -1432	217 43 1 cs_invvn 09	
	> gbfocell_6/a 64 N2031				
	>{b} C2162/y	R C3+R	410 -1432	217 43 1 cs_nnd3n (U2C NAND
	0 N2031 > C2162/b	FC3+R	303 -1432	57 49 3 cs_nnd3n 02	2c NAND
	107 rcvry_reset_q> rcvry_reset.reg_n.lat_0/l2_ou	t_n F(C3+R 303	-1432 57 49 3 cl_inv	vn 07d SRL
	0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N	/C 60 222 13 cl_invvn	07d SRL
	143 slow_mode.c2_1> slow_mode.clockblock/c2 0 slow_mode.c2_1	RC	3+ 160	N/C 60 222 13 cb_clk_	_32_1 LCB

```
> reset_critical_slack_limit
-1955.13 Avg: -188.47
resetting the current slack to -1955.1339
         > get_default_delay_synlimit
          > tc_parm OFFSET(0)
         > tc_parm {WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1), ...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
         > hide -no_clear -cells { cs_ao12f cs_ao12g cs_ao12n cs_ao...
         > hide -no_clear -cells { cs_ao21n cs_ao21v cs_ao22n cs_ao...
         > hide -no_clear -cells { cs_buffe }
         > hide -no_clear -cells { cs_invvn cs_invvv }
         > hide -no_clear -cells { cs_nnd2f cs_nnd2g cs_nnd2n cs_nn...
         > hide -no_clear -cells { cs_nnd3f cs_nnd3g cs_nnd3h cs_nn...
         > hide -no_clear -cells { cs_nnd4n cs_nnd4v }
         > hide -no_clear -cells { cs_nor2f cs_nor2g cs_nor2n cs_no...
         > hide -no_clear -cells { cs_nor3f cs_nor3g cs_nor3h cs_no...
         > hide -no_clear -cells { cs_oa12f cs_oa12g cs_oa12n cs_oa...
         > hide -no_clear -cells { cs_oa21n cs_oa21v }
         > hide -no_clear -cells { cs_oa22n cs_oa22v }
         > hide -no_clear -cells { cs_xbn2n cs_xbn2v }
         > hide -no_clear -cells { cs_xbo2n cs_xbo2v }
         > find cell cs *
         > hide -no_clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f0...
         > find cell cs_buffe*
         > hide -no_clear -cells {cs_buffe01a cs_buffe02a cs_buffe0...
         > hide -clear -cells { "cs_invvn" }
         > find cell cs_invvn*c
         > hide -clear -cells {cs_invvn01c cs_invvn02c cs_invvn03c ...
         > hide -clear -cells { "cs_nnd2n" }
         > find cell cs_nnd2n*c
         > hide -clear -cells {cs_nnd2n02c cs_nnd2n03c cs_nnd2n04c ...
         > hide -clear -cells { "cs_nnd3n" }
         > find cell cs_nnd3n*c
         > hide -clear -cells {cs_nnd3n02c cs_nnd3n03c cs_nnd3n04c ...
         > hide -clear -cells { "cs_nnd4n" }
         > find cell cs nnd4n*c
         > hide -clear -cells {cs_nnd4n03c cs_nnd4n04c cs_nnd4n05c ...
         > hide -clear -cells { "cs_nor2n" }
         > find cell cs_nor2n*c
         > hide -clear -cells {cs_nor2n02c cs_nor2n03c cs_nor2n04c ...
         > hide -clear -cells { "cs_nor3n" }
         > find cell cs nor3n*c
        > hide -clear -cells {cs_nor3n03c cs_nor3n04c cs_nor3n05c ...
        > hide -clear -cells { "cs_ao12n" }
        > find cell cs_ao12n*c
        > hide -clear -cells {cs_ao12n03c cs_ao12n04c cs_ao12n05c ...
        > hide -clear -cells { "cs_ao21n" }
        > find cell cs_ao21n*c
```

```
> hide -clear -cells {cs_ao21n03c cs_ao21n04c cs_ao21n05c ...
         > hide -clear -cells { "cs_ao22n" }
         > find cell cs_ao22n*c
         > hide -clear -cells {cs_ao22n03c cs_ao22n04c cs_ao22n05c ...
         > hide -clear -cells { "cs_oa12n" }
         > find cell cs_oa12n*c
         > hide -clear -cells {cs_oa12n03c cs_oa12n04c cs_oa12n05c ...
         > hide -clear -cells { "cs_oa21n" }
         > find cell cs_oa21n*c
         > hide -clear -cells {cs_oa21n03c cs_oa21n04c cs_oa21n05c ...
         > hide -clear -cells { "cs_oa22n" }
         > find cell cs_oa22n*c
         > hide -clear -cells {cs_oa22n03c cs_oa22n04c cs_oa22n05c ...
         > hide -clear -cells { "cs_buffe" }
         > find cell cs_buffe*
         > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
         > hide -clear -cells { "cs_xbo2n" }
         > find cell cs xbo2n*c
         > hide -clear -cells {cs_xbo2n01c cs_xbo2n02c cs_xbo2n03c ...
         > hide -clear -cells { "cs_xbn2n" }
         > find cell cs_xbn2n*c
         > hide -clear -cells {cs_xbn2n01c cs_xbn2n02c cs_xbn2n03c ...
Binding: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/dll-rs6000/hier.dll
hier.dll version 4.1 (Apr 14 1999 17:21:46)
BooleDozer Hierarchical Timing Correction
         > scritflow {trestructure_tree( MAX_INPUTS( 16 ) MAX_DECOM...
[critflow]: Compiled on Mar 10 1999 at 07:07:06.
[critflow]: trestructure_tree( MAX_INPUTS( 16 ) MAX_DECOMPOSE( 4 ) SORT_PINS CHECK_INPUTS
MIN_INPUTS(2))
[trestructure]: Thresholds: Inputs=2 Slack=-0.000
[trestructure]: MaxInputs=16 MaxDecompose=4 DoubleInverters=true
[trestructure]: SortPins=true ReduceArea=false
[trestructure]: CheckInputs=true PartialTrees=false
[trestructure]: IgnoreHideFlags=false TibOnly=false
[trestructure]: MatchEffort=2 DebugNet=none
[trestructure]: Compiled on Apr 13 1999 at 18:34:22.
[critflow]: Critical Slack = -1955.134
[padnet]: Compiled on Mar 10 1999 at 05:18:12.
[padnet]: Added 9 IOPADs.
>>1: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
 [onein]: Execution time was 0.0 seconds.
 [BD-40600]: Removed 0 double inverters.
 linvreml: Execution time was 0.0 seconds.
 [cleanup]: 0 boxes disconnected
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 24 signals, 14 usage boxes and 22 connections.
```

```
[unpadnet]: Compiled on Mar 10 1999 at 05:21:34.
[unpadnet]: Removed 9 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                        The model has 13 signals, 3 usage boxes and 11 connections.
[Hdecompose]: Inserted 11 pairs of double inverters.
[ET-0203]: Timing top level created for design: SINGLE_SINK_INFO, analysis mode: default,
[ET-0112]: Deleting timing for design: SINGLE_SINK_INFO, analysis mode:default, and below.
[Hdecompose]: Single Sink: Load=12.000 Delay=0.000
[Hdecompose]: Max Inputs: 4
[Hdecompose]: Stage Delay: AND=144.431 XOR=259.360
[cleanup]: 49 boxes disconnected
[sweep]: sweep deleted 38 signals and 5 usage boxes.
                        The model has 17 signals, 7 usage boxes and 15 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input num dcd q(1)
[trestructure]: (W) Covering is invalid due to electrical violation at input num_dcd_q(0)
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 22 signals, 14 usage boxes and 20 connections.
[unpadnet]: Removed 7 IOPADs.
[cleanup]: 4 boxes disconnected
[sweep]: sweep deleted 4 signals and 0 usage boxes.
                        The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 5 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 32 signals and 2 usage boxes.
                        The model has 13 signals, 5 usage boxes and 11 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input ireg_valid&0
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
```

```
>>]: nextnet( geninv() );
>>1: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 20 signals, 12 usage boxes and 18 connections.
[unpadnet]: Removed 7 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 9 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 31 signals and 6 usage boxes.
                         The model has 18 signals, 10 usage boxes and 16 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input op_cmp_raw&0
[trestructure]: (W) Covering is invalid due to electrical violation at input frc_blk_1cyc_q
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 3 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
 [BD-40500]: Removed 0 noninverting buffers.
 [BD-40501]: Changed 0 gates to inverters.
 [onein]: Execution time was 0.0 seconds.
 [BD-40600]: Removed 0 double inverters.
 [invrem]: Execution time was 0.0 seconds.
 [cleanup]: 0 boxes disconnected
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 8 signals, 4 usage boxes and 6 connections.
 [unpadnet]: Removed 3 IOPADs.
 [cleanup]: 0 boxes disconnected
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 5 signals, 1 usage boxes and 3 connections.
 [Hdecompose]: Inserted 3 pairs of double inverters.
 [cleanup]: 7 boxes disconnected
 [sweep]: sweep deleted 6 signals and 0 usage boxes.
                          The model has 5 signals, 1 usage boxes and 3 connections.
 [ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
 [padnet]: Added 4 IOPADs.
```

```
>>]: nextbox( genmark() );
  >>]: nextnet( geninv() );
 >>]: nextbox( twoin() onein() invrem() );
 [BD-40550]: Removed 0 redundant pins.
 [twoin]: Execution time was 0.0 seconds.
  [BD-40500]: Removed 0 noninverting buffers.
  [BD-40501]: Changed 0 gates to inverters.
 [onein]: Execution time was 0.0 seconds.
 [BD-40600]: Removed 0 double inverters.
 [invrem]: Execution time was 0.0 seconds.
 [cleanup]: 0 boxes disconnected
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                                                  The model has 12 signals, 7 usage boxes and 10 connections.
 [unpadnet]: Removed 4 IOPADs.
 [cleanup]: 2 boxes disconnected
 [sweep]: sweep deleted 2 signals and 0 usage boxes.
                                                  The model has 6 signals, 1 usage boxes and 4 connections.
 [Hdecompose]: Inserted 4 pairs of double inverters.
 [cleanup]: 16 boxes disconnected
 [sweep]: sweep deleted 12 signals and 2 usage boxes.
                                                 The model has 8 signals, 3 usage boxes and 6 connections.
 [ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
 [padnet]: Added 14 IOPADs.
>>]: nextbox( genmark() );
respective and the second of t
>>]: nextnet( geninv() );
 >>]: nextbox( twoin() onein() invrem() );
 [BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 3 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 9 signals and 6 usage boxes.
                                                 The model has 42 signals, 27 usage boxes and 40 connections.
[unpadnet]: Removed 14 IOPADs.
[cleanup]: 4 boxes disconnected
[sweep]: sweep deleted 4 signals and 0 usage boxes.
                                                 The model has 24 signals, 9 usage boxes and 22 connections.
[Hdecompose]: Inserted 20 pairs of double inverters.
[cleanup]: 92 boxes disconnected
[sweep]: sweep deleted 66 signals and 5 usage boxes.
                                                The model has 28 signals, 13 usage boxes and 26 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input op_dsbl_before&0
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[trestructure]: Rebuilt 0 logic trees
```

```
[trestructure]: Execution time was 38.6 seconds.
           > sweep
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 1142 signals, 919 usage boxes and 1757 connections.
          > hide -clear -cells { "cs_invvn" }
          > find cell cs_invvn3
          > hide -clear -cells {cs_invvn01b cs_invvn01c cs_invvn01d ...
          > hide -clear -cells { "cs_nnd2n" }
          > find cell cs_nnd2n*
          > hide -clear -cells {cs_nnd2n02b cs_nnd2n02c cs_nnd2n02d ...
          > hide -clear -cells { "cs_nnd3n" }
          > find cell cs_nnd3n*
          > hide -clear -cells {cs_nnd3n02b cs_nnd3n02c cs_nnd3n02d ...
          > hide -clear -cells { "cs_nnd4n" }
          > find cell cs_nnd4n*
          > hide -clear -cells {cs_nnd4n03b cs_nnd4n03c cs_nnd4n03d ...
          > hide -clear -cells { "cs_nor2n" }
          > find cell cs nor2n*
          > hide -clear -cells {cs_nor2n02b cs_nor2n02c cs_nor2n02d ...
          > hide -clear -cells { "cs_nor3n" }
          > find cell cs nor3n'
          > hide -clear -cells {cs_nor3n03b cs_nor3n03c cs_nor3n03d ...
          > hide -clear -cells { "cs_ao12n" }
          > find cell cs_ao12n*
          > hide -clear -cells {cs_ao12n03b cs_ao12n03c cs_ao12n03d ...
          > hide -clear -cells { "cs_ao21n" }
          > find cell cs_ao21n*
          > hide -clear -cells {cs_ao21n03b cs_ao21n03c cs_ao21n03d ...
          > hide -clear -cells { "cs_ao22n" }
          > find cell cs ao22n*
           > hide -clear -cells {cs_ao22n03b cs_ao22n03c cs_ao22n03d ...
           > hide -clear -cells { "cs_oa12n" }
           > find cell cs_oa12n*
           > hide -clear -cells {cs_oa12n03b cs_oa12n03c cs_oa12n03d ...
           > hide -clear -cells { "cs_oa21n" }
           > find cell cs_oa21n*
           > hide -clear -cells {cs_oa21n03b_cs_oa21n03c cs_oa21n03d ...
           > hide -clear -cells { "cs_oa22n" }
           > find cell cs_oa22n*
           > hide -clear -cells {cs_oa22n03b cs_oa22n03c cs_oa22n03d ...
           > hide -clear -cells { "cs_buffe" }
           > find cell cs buffe*
           > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
           > hide -clear -cells { "cs_xbo2n" }
           > find cell cs xbo2n'
           > hide -clear -cells {cs_xbo2n01b cs_xbo2n01c cs_xbo2n01d ...
           > hide -clear -cells { "cs_xbn2n" }
           > find cell cs_xbn2n*
           > hide -clear -cells {cs_xbn2n01b cs_xbn2n01c cs_xbn2n01d ...
            > hide -clear -cells { cs_ao12f }
             > find cell cs_ao12f*
             > hide -clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f03d ...
             > hide -clear -cells { cs_nnd2f cs_nnd2w }
             > find cell cs_nnd2f*
             > hide -clear -cells {cs_nnd2f02b cs_nnd2f02c cs_nnd2f02d ...
```

```
> find cell cs_nnd2w*
      > hide -clear -cells {cs_nnd2w02b cs_nnd2w02c cs_nnd2w02d ...
      > hide -clear -cells { cs_nnd3f cs_nnd3h cs_nnd3w cs_nnd3y }
      > find cell cs_nnd3f*
      > hide -clear -cells {cs_nnd3f02b cs_nnd3f02c cs_nnd3f02d ...
      > find cell cs nnd3h*
      > hide -clear -cells {cs_nnd3h02b cs_nnd3h02c cs_nnd3h02d ...
      > find cell cs_nnd3w*
      > hide -clear -cells {cs_nnd3w02b cs_nnd3w02c cs_nnd3w02d ...
     > find cell cs_nnd3y*
     > hide -clear -cells {cs_nnd3y02b cs_nnd3y02c cs_nnd3y02d ...
     > hide -clear -cells { cs_nor2f cs_nor2w }
     > find cell cs_nor2f*
     > hide -clear -cells {cs_nor2f02b cs_nor2f02c cs_nor2f03b ...
     > find cell cs_nor2w*
     > hide -clear -cells {cs_nor2w02b cs_nor2w02c cs_nor2w02d ...
     > hide -clear -cells { cs_nor3f cs_nor3h }
     > find cell cs nor3f*
     > hide -clear -cells {cs_nor3f03b cs_nor3f03c cs_nor3f03d ...
     > find cell cs_nor3h*
     > hide -clear -cells {cs_nor3h03b cs_nor3h03c cs_nor3h03d ...
     > hide -clear -cells { cs_oa12f }
     > find cell cs_oa12f*
    > hide -clear -cells {cs_oa12f03b cs_oa12f03c cs_oa12f03d ...
> hide -clear -cells { "cs_invvv" }
> find cell cs_invvv*
     > find cell cs invvv*
   > hide -clear -cells {cs_invvv01b cs_invvv01c cs_invvv01d ...
     > hide -clear -cells { cs_ao12v cs_ao12g }
> find cell cs_ao12v*
 > find cell cs_ao12v*
    > hide -clear -cells {cs_ao12v03b cs_ao12v03c cs_ao12v03d ...
> find cell cs_ao12g*
> hide -clear -cells {cs_ao12g03b cs_ao12g03c cs_ao12g03d ...
    > hide -clear -cells { cs_nnd2v cs_nnd2g cs_nnd2x }
     > find cell cs nnd2v*
     > hide -clear -cells {cs_nnd2v02b cs_nnd2v02c cs_nnd2v02d ...
  > find cell cs_nnd2g*
 > hide -clear -cells {cs_nnd2g02b cs_nnd2g02c cs_nnd2g02d ...
     > find cell cs_nnd2x*
     > hide -clear -cells {cs_nnd2x02b cs_nnd2x02c cs_nnd2x02d ...
     > hide -clear -cells { cs_nnd3v cs_nnd3g cs_nnd3i cs_nnd3x...
     > find cell cs_nnd3v*
     > hide -clear -cells {cs_nnd3v02b cs_nnd3v02c cs_nnd3v02d ...
     > find cell cs_nnd3a*
     > hide -clear -cells {cs_nnd3g02b cs_nnd3g02c cs_nnd3g02d ...
    > find cell cs nnd3i*
    > hide -clear -cells {cs_nnd3i02b cs_nnd3i02c cs_nnd3i02d ...
    > find cell cs_nnd3x*
    > hide -clear -cells {cs_nnd3x02b cs_nnd3x02c cs_nnd3x02d ...
    > find cell cs nnd3z*
    > hide -clear -cells {cs_nnd3z02b cs_nnd3z02c cs_nnd3z02d ...
    > hide -clear -cells { cs_nnd4v }
    > find cell cs nnd4v*
    > hide -clear -cells {cs_nnd4v03b cs_nnd4v03c cs_nnd4v03d ...
    > hide -clear -cells { cs_nor2v cs_nor2g cs_nor2x }
    > find cell cs nor2v*
```

```
> hide -clear -cells {cs_nor2v02b cs_nor2v02c cs_nor2v02d ...
         > find cell cs_nor2g*
         > hide -clear -cells {cs_nor2g02b cs_nor2g02c cs_nor2g03b ...
         > find cell cs_nor2x*
         > hide -clear -cells {cs_nor2x02b cs_nor2x02c cs_nor2x02d ...
         > hide -clear -cells { cs_nor3v cs_nor3g cs_nor3i }
         > find cell cs nor3v*
         > hide -clear -cells {cs_nor3v03b cs_nor3v03c cs_nor3v03d ...
          > find cell cs_nor3g*
         > hide -clear -cells {cs_nor3g03b cs_nor3g03c cs_nor3g03d ...
         > find cell cs_nor3i*
         > hide -clear -cells {cs_nor3i03b cs_nor3i03c cs_nor3i03d ...
          > hide -clear -cells { cs_oa12v cs_oa12g }
          > find cell cs_oa12v*
         > hide -clear -cells {cs_oa12v03b cs_oa12v03c cs_oa12v03d ...
          > find cell cs_oa12g*
         > hide -clear -cells {cs_oa12g03b cs_oa12g03c cs_oa12g03d ...
       > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
critical( tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS) );
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
setting SCORE option to ALL.
setting ACTUAL option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
       > critical tsteal(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,UP...
critical( tsteal(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, UP, NO_VIOLATIONS) );
maximum area for proto box IDCDSUC is 4648
[tsteal]: CMVC version 1.24 compiled on Apr 13 1999 at 18:28:20.
[tsteal]: setting SCORE option to ALL.
[tsteal]: setting RE_POWER option.
[tsteal]: setting FASTEST mode.
Itsteal: setting SORT_PINS option.
[tsteal]: setting UP option.
[tsteal]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
[tsteal]: tsteal applied 0 times
[tsteal]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical tpushl(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, NO...
critical(tpushl(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS));
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
[tpushl]: CMVC version 1.16 Compiled on Apr 1 1999 at 05:20:40.
[tpushI]: setting SCORE option to ALL.
[tpushl]: setting RE_POWER option.
[tpushl]: setting FASTEST mode.
```

```
[tpushl]: setting SORT_PINS option.
 [tpushl]: setting NO_VIOLATIONS option.
 -1955.13 Avg: -188.47
 -1955.13 Avg: -188.47
 ArrayNum: 6 ArrayMax: 919
 [tpushl]: applied 0 times
 [BD-502000]: Called transforms 6 times and applied 0 of them.
         > critical tpushr(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,NO...
 critical( tpushr(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS) );
 -1955.13 Avg: -188.47
 maximum area for proto box IDCDSUC is 4648
 [tpushr]: CMVC version 1.17 compiled on Mar 31 1999 at 11:36:43.
 [tpushr]: setting SCORE option to ALL.
 [tpushr]: setting RE_POWER option.
 [tpushr]: setting FASTEST mode.
 [tpushr]: setting SORT_PINS option.
 [tpushr]: setting NO_VIOLATIONS option.
 -1955.13 Avg: -188.47
 -1955.13 Avg: -188.47
 ArrayNum: 6 ArrayMax: 919
[tpushr]: applied 0 times
[tpushr eval]: Execution time was 0.0 seconds.
[tpushr exec]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
         > critical tpushb(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,NO...
critical( tpushb(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,NO_VIOLATIONS) );
maximum area for proto box IDCDSUC is 4648
[tpushb]: CMVC version 1 15
[tpushb]: cMVC version 1.15 compiled on Mar 31 1999 at 11:36:11.
[tpushb]: setting SCORE option to ALL.
[tpushb]: setting RE_POWER option.
[tpushb]: setting FASTEST mode.
[tpushb]: setting SORT_PINS option.
[tpushb]: setting SORT_PINS option.
[tpushb]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
[tpushb]: applied 0 times
[tpushb eval]: Execution time was 0.5 seconds.
[tpushb exec]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
         > critical {texpand(SCORE(ALL), PUSH, RE_POWER, FASTEST, SORT ...
critical( texpand(SCORE(ALL),PUSH,RE_POWER,FASTEST,SORT_PINS,SIMILAR,
VIEW(TRULE_BASE_AUTOGEN),NO_VIOLATIONS) ):
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting RE POWER option.
[texpand]: setting FASTEST mode.
[texpand]: setting SORT PINS option.
[texpand]: setting SIMILAR option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
```

```
[texpand]: TRULE view TRULE_BASE_AUTOGEN was found.
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.0 seconds.
IBD-502600]: 0 gates checked and 0 expanded.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical {texpand(SCORE(ALL), PUSH, COMPLEMENT, RE_POWER, FA...
critical( texpand(SCORE(ALL), PUSH, COMPLEMENT, RE_POWER, FASTEST, SORT_PINS, SIMILAR,
VIEW(TRULE_BASE_AUTOGEN),NO_VIOLATIONS) );
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting COMPLEMENT option.
[texpand]: setting RE_POWER option.
[texpand]: setting FASTEST mode.
[texpand]: setting SORT_PINS option.
[texpand]: setting SIMILAR option.
[texpand]: explicit VIEWs used.
[texpand]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
[texpand]: TRULE view TRULE_BASE_AUTOGEN was found.
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[texpand]: Execution time was 0.0 seconds.
IBD-5026001: 0 gates checked and 0 expanded.
[BD-502000]: Called transforms 6 times and applied 0 of them.
>-critical texpao(SCORE(ALL),PUSH,RE_POWER,FASTEST,SORT_PI...
critical( texpao(SCORE(ALL), PUSH, RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS) );
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
Itexpaol: CMVC version 1.9 compiled on Mar 31 1999 at 11:28:36.
-1955.13 Avg: -188.47
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
[texpao]: applied 0 times
[texpao]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical {tbmove(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,M...
critical( tbmove(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, MULTIPLE_CRITICAL;
INVERTC, CLONE, NO_VIOLATIONS));
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
[tbmove]: CMVC version 1.28 compiled on Apr 13 1999 at 18:25:40.
[tbmove]: setting SCORE option to ALL.
[tbmove]: setting RE_POWER option.
[tbmove]: setting FASTEST mode.
[tbmovel: setting SORT_PINS option.
[tbmove]: setting MULTIPLE_CRITICAL option.
[tbmove]: setting INVERTC option.
[tbmove]: setting CLONE option.
```

```
[tbmove]: setting NO_VIOLATIONS option.
 -1955.13 Avg: -188.47
 [tbmove]: WORST SLACK in this network: -1955.18
 -1955.13 Avg: -188.47
 ArrayNum: 6 ArrayMax: 919
 [tbmove_analysis]: working on box C167.
 [tbmove_match_qualify]: box is hidden
 [tbmove_match_pattern]: boxC is rejected.
 [tbmove_analysis]: working on box C1952.
[tbmove_match_qualify]: boxD def box not base type or complement
[tbmove_match_qualify]: boxD def box not base type or complement
[[tbmove]]: 1 sinks moved to clone TBMOVE.
[tbmove_match_qualify]: boxC def box not base type or complementary base type
[tbmove_match_pattern]: boxC is rejected.
[tbmove_analysis]: working on box C2487.
[tbmove_match_pattern]: critB array max increased to 64
[tbmove_match_pattern]: boxB has 1 input.
[tbmove_match_pattern]: critA array max increased to 64
[tbmove_match_pattern]: boxA is rejected.
[tbmove_analysis]: working on box C2738.
[tbmove_match_qualify]: box is hidden
[tbmove_match_qualify]: box is hidden
[[tbmove]]: 1 sinks moved to clone TBMOVE.
[tbmove_save_arrays]: save arrays box max increased to 256
[tbmove_save_arrays]: save arrays pin max increased to 256
[tbmove_analysis]: before transform.
 y:N675<3> = C2738:cs_nnd2n14b (a:last_cycle , b:N1692 )
 v:N1692<4> = C2725rwr:cs_nnd2n14e (a:N1479, b:N1681)
 y:N1479<2> = C2721rwr:cs_nnd3n12b (a:N892, b:N1858, c:N1497)
[tbmove]: 1 boundary move
[tbmove_analysis]: after transform.
 y:N1689<2> = C2742:cs_nnd3f02c (a:N1652, b:N1479&0, c:N675)
v:N648<1> = C2743:cs_nnd3f02c (a:N675, b:N1479&0, c:N1862)
 v:N2086&0<7> = C2744:cs_nnd2f13c (a:N675, b:N1479&0)
 y:N675&0<1> = TBMOVE:cs_nnd2n14b (a:last_cycle , b:N1692 )
y:N675<3> = C2738:cs_nnd2n14b (a:N1692&0, b:last_cycle)
y:N1692<3> = C2725rwr:cs_nnd2n14e (a:N1479, b:N1681)
y:N1479<2> = C2721rwr:cs_nnd3n12b (a:N892, b:N1858, c:N1497)
y:N1479&0<3> = TBMOVE799:cs_nnd4n06c (a:N1858, b:N1497, c:last_cycle
     d:N892)
y:N1692&0<1> = TBMOVE798:cs_invvn07c (a:N1681)
[tbmove_analysis]: original
slack=-1955.1339,new_total_slack=-1881.8721,old_slack=-1955.1339,new_slack=-382.4436
[tbmove_analysis]: transform_cost = 9999 transform_slack = -1955.1339 restore flag 1 violation 1
[tbmove_analysis]: before restore arrays.
[tbmove_analysis]: save_box_array[ 0 ]
y:N1689<2> = C2742:cs_nnd3f02c (a:N1652, b:-, c:N675)
[tbmove_analysis]: save_box_array[ 1 ]
y:N648<1> = C2743:cs_nnd3f02c (a:N675, b:-, c:N1862)
[tbmove_analysis]: save_box_array[ 2 ]
y:N2086&0<7> = C2744:cs_nnd2f13c (a:N675, b:N1479)
[tbmove_analysis]: save_box_array[3]
y:N675&0<1> = TBMOVE:cs_nnd2n14b (a:last_cycle, b:N1692)
[tbmove_analysis]: save_box_array[ 4 ]
y:N675<3> = C2738:cs_nnd2n14b (a:N1692, b:last_cycle)
```

```
[tbmove_analysis]: save_box_array[ 5 ]
y:N1692<4> = C2725rwr:cs_nnd2n14e (a:N1479, b:N1681)
[tbmove analysis]: save_box_array[6]
v:N1479<3> = C2721rwr:cs_nnd3n12b (a:N892, b:N1858, c:N1497)
Unbinding usage[0] C2742 cs_nnd3f02c
Binding usage C2742 to cs_nnd2n02c
Unbinding usage[1] C2743 cs_nnd3f02c
Binding usage C2743 to cs_nnd2n02c
Unbinding usage[2] C2744 cs_nnd2f13c
Binding usage C2744 to cs_invvn13c
Unbinding usage[3] TBMOVE cs_nnd2n14b
Binding usage TBMOVE to cs_nnd2n14b
Unbinding usage[4] C2738 cs_nnd2n14b
Binding usage C2738 to cs_nnd2n14b
Unbinding usage[5] C2725rwr cs_nnd2n14e
Binding usage C2725rwr to cs_nnd2n14e
Unbinding usage[6] C2721rwr cs_nnd3n12b
Binding usage C2721rwr to cs_nnd3n12b
[tbmove_restore_arrays]: after deleting pins.
[tbmove_restore_arrays]: save_box_array[ 0 ]
v:N1689<2> = C2742:cs_nnd2n02c (a:N1652, b:N675)
[tbmove restore_arrays]: save_box_array[ 1 ]
v:N648<1> = C2743:cs nnd2n02c (a:N1862, b:N675)
[tbmove_restore_arrays]: save_box_array[ 2 ]
v:N2086&0<7> = C2744:cs_invvn13c (a:N675)
[tbmove_restore_arrays]: save_box_array[3]
y:N675&0<1> = TBMOVE:cs_nnd2n14b (a:last_cycle, b:N1692)
[tbmove_restore_arrays]: save_box_array[ 4 ]
-y:N675<3> = C2738:cs_nnd2n14b (a:last_cycle, b:N1692)
[tbmove restore arrays]: save_box_array[5]
y:N1692<4> = C2725rwr:cs_nnd2n14e (a:N1479, b:N1681)
[tbmove_restore_arrays]: save_box_array[6]
y:N1479<2> = C2721rwr:cs_nnd3n12b (a:N892, b:N1858, c:N1497)
[tbmove_analysis]: after restoration.
v:N675<4> = C2738:cs nnd2n14b (a:last_cycle , b:N1692 )
y:N1692<3> = C2725rwr:cs_nnd2n14e (a:N1479, b:N1681)
v:N1479<2> = C2721rwr:cs_nnd3n12b (a:N892, b:N1858, c:N1497)
[tbmove]: C2738 <=
[tbmove]: slack = -1955.13
[tbmove]: slack = -1950.22
[tbmove_analysis]: slack = -382.44, old slack = -1955.13, cost = 35.
[tbmove_analysis]: working on box BOX679.
[tbmove_match_pattern]: boxC is rejected.
[tbmove_analysis]: working on box BOX714.
[tbmove_match_pattern]: boxC is rejected.
[tbmove]: tbmove applied 0 times
[tbmove eval]: Execution time was 0.6 seconds.
[tbmove exec]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical tsteal(SCORE(ALL),RE_POWER,FASTEST,SORT_PINS,DO...
critical(tsteal(SCORE(ALL), RE_POWER, FASTEST, SORT_PINS, DOWN, NO_VIOLATIONS));
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
[tsteal]: setting SCORE option to ALL.
[tsteal]: setting RE_POWER option.
```

```
[tsteal]: setting FASTEST mode.
[tsteal]: setting SORT_PINS option.
[tsteal]: setting DOWN option.
[tsteal]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
[tsteal]: tsteal applied 0 times
[tsteal]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical tswap(SCORE(ALL),ACTUAL,ORD2,NO_VIOLATIONS),tnc...
critical( tswap(SCORE(ALL),ACTUAL,ORD2,NO_VIOLATIONS),tncube(SCORE(ALL),NO_VIOLATIONS)
-1955.13 Avg: -188.47
maximum area for proto box IDCDSUC is 4648
setting SCORE option to ALL.
setting ACTUAL option.
setting ORD2 option.
setting NO VIOLATIONS option.
[tncube]: CMVC version 1.11 compiled on Mar 31 1999 at 11:35:50.
[tncube]: setting SCORE option to ALL.
[tncube]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.47
-1955.13 Avg: -188.47
ArrayNum: 6 ArrayMax: 919
-1955.13 Avg: -188.47
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[tncube]: 0 pins swapped in 0 chains of gates
[tncube]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
       > repower_paths FUZZY(0.02)
initial slack is -1955
after repower paths slack is -1955
        > repower_paths {FUZZY(0.02), SIMULTANEOUS REPOWER}
initial slack is -1955
after repower paths slack is -1955
        > critical {repower(SCORE(ALL),FASTEST,NO_VIOLATIONS), rep...
critical(repower(SCORE(ALL),FASTEST,NO_VIOLATIONS),
repower(SCORE(ALL), INC, NO_VIOLATIONS, REPOWER GROUP(BETA))):
-1955.13 Avg: -188.11
maximum area for proto box IDCDSUC is 4656
repower: setting SCORE option to ALL.
repower: setting FASTEST mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.11
ArrayNum: 6 ArrayMax: 919
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
        > critical clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIO...
```

```
critical( clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS) );
-1955.13 Avg: -188.11
maximum area for proto box IDCDSUC is 4656
setting SCORE option to ALL.
setting ACTUAL option.
setting RE_POWER option.
setting FASTEST mode.
setting NO_VIOLATIONS option.
-1955.13 Avg: -188.11
ArrayNum: 6 ArrayMax: 919
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
       > critical {onebuff(SCORE(ALL),RE_POWER,FASTEST,NO_VIOLATI...
critical( onebuff(SCORE(ALL), RE_POWER, FASTEST, NO_VIOLATIONS),
dinv(SCORE(ALL), RE_POWER, FASTEST, NO_VIOLATIONS));
-1955.13 Avg: -188.11
maximum area for proto box IDCDSUC is 4656
[onebuff]: setting SCORE option to ALL.
[onebuff]: setting RE_POWER option.
[onebuff]: setting FASTEST mode.
[onebuff]: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.11
setting SCORE option to ALL.
setting RE_POWER option.
setting FASTEST mode.
setting NO_VIOLATIONS option.
-1955.13 Avg: -188.11---
-1955.13 Avg: -188.11
ArrayNum: 6 ArrayMax: 919
[onebuff]: was applied 0 times
[BD-500500]: Moved 0 sinks and removed 0 inverters.
[BD-502000]: Called transforms 12 times and applied 0 of them.
        > critical tcte(SCORE(ALL),RE_POWER,FASTEST,NO_VIOLATIONS)
critical( tcte(SCORE(ALL), RE_POWER, FASTEST, NO_VIOLATIONS) );
-1955.13 Avg: -188.11
maximum area for proto box IDCDSUC is 4656
-1955.13 Avg: -188.11
-1955.13 Avg: -188.11
ArrayNum: 6 ArrayMax: 919
[BD-502200]: Combined 0 gates.
[tcte]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > critical speedreg(RE_POWER),absrbreg()
critical( speedreg(RE_POWER),absrbreg() );
-1955.13 Avg: -188.11
maximum area for proto box IDCDSUC is 4656
[speedreg]: Compiled on Mar 31 1999 at 11:35:02.
[BD-500000]: absrbreg CMVC version 1.9 compiled on Apr 13 1999 at 18:19:51
-1955.13 Avg: -188.11
ArrayNum: 6 ArrayMax: 919
[speedreg]: 0 registers checked 0 changed
[BD-502800]: 0 registers checked 0 absorbed logic.
[absrbreg]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
```

```
> noncritical speedreg(RE_POWER),absrbreg()
[noncritical]: CMVC version 1.17 compiled on Mar 31 1999 at 11:26:31.
maximum area for proto box IDCDSUC is 4656
-1955.13 Avg: -188.11
[noncritical]: noncritical applied to boxes with slack > -0.00
[noncritical]: Number of boxes to process is 919.
[noncritical]: Number of boxes processed is 0.
-1955.13 Avg: -188.01
[speedreg]: 263 registers checked 28 changed
[BD-502800]: 0 registers checked 0 absorbed logic.
[absrbreq]: Execution time was 0.0 seconds.
          > hide -no_clear -cells { cs_ao12f cs_ao12g cs_ao12n cs_ao...
          > hide -no_clear -cells { cs_ao21n cs_ao21v cs_ao22n cs_ao...
          > hide -no_clear -cells { cs_buffe }
          > hide -no_clear -cells { cs invvn cs invvv }
          > hide -no_clear -cells { cs_nnd2f cs_nnd2g cs_nnd2n cs_nn...
          > hide -no_clear -cells { cs_nnd3f cs_nnd3g cs_nnd3h cs_nn...
         > hide -no_clear -cells { cs_nnd4n cs_nnd4v }
          > hide -no_clear -cells { cs_nor2f cs_nor2g cs_nor2n cs_no...
          > hide -no_clear -cells { cs_nor3f cs_nor3g cs_nor3h cs_no...
          > hide -no_clear -cells { cs_oa12f cs_oa12g cs_oa12n cs_oa...
          > hide -no_clear -cells { cs_oa21n cs_oa21v }
          > hide -no_clear -cells { cs_oa22n cs_oa22v }
          > hide -no_clear -cells { cs_xbn2n cs_xbn2v }
          > hide -no_clear -cells { cs_xbo2n cs_xbo2v }
          > find cell cs_*
         > hide -no_clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f0...
          > find cell cs buffe*
                                             ار باید از این این این منطقه
این این این میباد در منطقه از مراجع در این مرجعه این
          > hide -no_clear -cells {cs_buffe01a cs_buffe02a cs_buffe0...
         > hide -clear -cells { "cs_invvn" }
          > find cell cs_invvn*c
          > hide -clear -cells {cs_invvn01c cs_invvn02c cs_invvn03c ...
          > hide -clear_-cells { "cs_nnd2n" }
          > find cell cs_nnd2n*c
          > hide -clear -cells {cs_nnd2n02c cs_nnd2n03c cs_nnd2n04c ...
         > hide -clear -cells { "cs_nnd3n" }
         > find cell cs nnd3n*c
          > hide -clear -cells {cs_nnd3n02c cs_nnd3n03c cs_nnd3n04c ...
          > hide -clear -cells { "cs_nnd4n" }
          > find cell cs nnd4n*c
         > hide -clear -cells {cs_nnd4n03c cs_nnd4n04c cs_nnd4n05c ...
         > hide -clear -cells { "cs_nor2n" }
         > find cell cs nor2n*c
         > hide -clear -cells {cs_nor2n02c cs_nor2n03c cs_nor2n04c ...
         > hide -clear -cells { "cs_nor3n" }
         > find cell cs nor3n*c
         > hide -clear -cells {cs_nor3n03c cs_nor3n04c cs_nor3n05c ...
         > hide -clear -cells { "cs_ao12n" }
         > find cell cs ao12n*c
         > hide -clear -cells {cs_ao12n03c cs_ao12n04c cs_ao12n05c ...
         > hide -clear -cells { "cs ao21n" }
         > find cell cs_ao21n*c
         > hide -clear -cells {cs_ao21n03c cs_ao21n04c cs_ao21n05c ...
         > hide -clear -cells { "cs_ao22n" }
         > find cell cs ao22n*c
```

```
> hide -clear -cells {cs ao22n03c cs_ao22n04c cs_ao22n05c ...
         > hide -clear -cells { "cs_oa12n" }
         > find cell cs_oa12n*c
         > hide -clear -cells {cs_oa12n03c cs_oa12n04c cs_oa12n05c ...
         > hide -clear -cells { "cs_oa21n" }
         > find cell cs_oa21n*c
         > hide -clear -cells {cs_oa21n03c cs_oa21n04c cs_oa21n05c ...
         > hide -clear -cells { "cs_oa22n" }
         > find cell cs oa22n*c
         > hide -clear -cells {cs_oa22n03c cs_oa22n04c cs_oa22n05c ...
         > hide -clear -cells { "cs_buffe" }
         > find cell cs buffe'
         > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
         > hide -clear -cells { "cs_xbo2n" }
         > find cell cs_xbo2n*c
         > hide -clear -cells {cs_xbo2n01c cs_xbo2n02c cs_xbo2n03c ...
         > hide -clear -cells { "cs_xbn2n" }
         > find cell cs_xbn2n*c
         > hide -clear -cells {cs_xbn2n01c cs_xbn2n02c cs_xbn2n03c ...
        > scritflow {trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMP...
[critflow]: trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMPOSE( 4 ) SORT_PINS CHECK_INPUTS
MIN INPUTS(2))
[trestructure]: Thresholds: Inputs=2 Slack=-0.000
[trestructure]: MaxInputs=4 MaxDecompose=4 DoubleInverters=true
[trestructure]: SortPins=true ReduceArea=false
[trestructure]: CheckInputs=true PartialTrees=false
[trestructure]: IgnoreHideFlags=false TibOnly=false
[trestructure]: MatchEffort=2 DebugNet=none
[critflow]: Critical Slack = -1955.134
[padnet]: Added 9 IOPADs...
>>]: nextbox( genmark() );
>>1: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 24 signals, 14 usage boxes and 22 connections.
[unpadnet]: Removed 9 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 13 signals, 3 usage boxes and 11 connections.
[Hdecompose]: Inserted 11 pairs of double inverters.
[cleanup]: 49 boxes disconnected
[sweep]: sweep deleted 38 signals and 5 usage boxes.
                         The model has 17 signals, 7 usage boxes and 15 connections.
```

```
[trestructure]: (W) Covering is invalid due to electrical violation at input num dcd q(1)
[trestructure]: (W) Covering is invalid due to electrical violation at input num dcd q(0)
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 22 signals, 14 usage boxes and 20 connections.
[unpadnet]: Removed 7 IOPADs.
[cleanup]: 4 boxes disconnected
[sweep]: sweep deleted 4 signals and 0 usage boxes.
           The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 5 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 32 signals and 2 usage boxes.
                         The model has 13 signals, 5 usage boxes and 11 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input ireg_valid&0
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 20 signals, 12 usage boxes and 18 connections.
[unpadnet]: Removed 7 IOPADs.
```

```
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                        The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 9 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 31 signals and 6 usage boxes.
                        The model has 18 signals, 10 usage boxes and 16 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input op_cmp_raw&0
[trestructure]: (W) Covering is invalid due to electrical violation at input frc_blk_1cyc_q
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 3 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>1: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 8 signals, 4 usage boxes and 6 connections.
[unpadnet]: Removed 3 IOPADs.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 5 signals, 1 usage boxes and 3 connections.
[Hdecompose]: Inserted 3 pairs of double inverters.
[cleanup]: 7 boxes disconnected
[sweep]: sweep deleted 6 signals and 0 usage boxes.
                         The model has 5 signals, 1 usage boxes and 3 connections.
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 4 IOPADs.
>>1: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
```

```
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 12 signals, 7 usage boxes and 10 connections.
[unpadnet]: Removed 4 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 6 signals, 1 usage boxes and 4 connections.
[Hdecompose]: Inserted 4 pairs of double inverters.
[cleanup]: 16 boxes disconnected
[sweep]: sweep deleted 12 signals and 2 usage boxes.
                         The model has 8 signals, 3 usage boxes and 6 connections.
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 9 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
using pattern information
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 2 signals and 2 usage boxes.
                         The model has 27 signals, 17 usage boxes and 25 connections.
[unpadnet]: Removed 9 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 16 signals, 6 usage boxes and 14 connections.
[Hdecompose]: Inserted 10 pairs of double inverters.
[cleanup]: 62 boxes disconnected
[sweep]: sweep deleted 42 signals and 8 usage boxes.
                         The model has 20 signals, 10 usage boxes and 18 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input op_dsbl_before&0
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[trestructure]: Rebuilt 0 logic trees
[trestructure]: Execution time was 31.8 seconds.
         > sweep
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1142 signals, 919 usage boxes and 1757 connections.
         > hide -clear -cells { "cs_invvn" }
         > find cell cs invvn*
         > hide -clear -cells {cs_invvn01b cs_invvn01c cs_invvn01d ...
         > hide -clear -cells { "cs_nnd2n" }
         > find cell cs nnd2n*
         > hide -clear -cells {cs_nnd2n02b cs_nnd2n02c cs_nnd2n02d ...
```

```
> hide -clear -cells { "cs_nnd3n" }
 > find cell cs_nnd3n*
 > hide -clear -cells {cs_nnd3n02b cs_nnd3n02c cs_nnd3n02d ...
 > hide -clear -cells { "cs_nnd4n" }
 > find cell cs_nnd4n*
 > hide -clear -cells {cs_nnd4n03b cs_nnd4n03c cs_nnd4n03d ...
 > hide -clear -cells { "cs_nor2n" }
 > find cell cs_nor2n*
 > hide -clear -cells {cs_nor2n02b cs_nor2n02c cs_nor2n02d ...
 > hide -clear -cells { "cs_nor3n" }
 > find cell cs nor3n3
 > hide -clear -cells {cs_nor3n03b cs_nor3n03c cs_nor3n03d ....
 > hide -clear -cells { "cs_ao12n" }
 > find cell cs_ao12n*
 > hide -clear -cells {cs_ao12n03b cs_ao12n03c cs_ao12n03d ...
 > hide -clear -cells { "cs_ao21n" }
 > find cell cs_ao21n*
 > hide -clear -cells {cs_ao21n03b cs_ao21n03c cs_ao21n03d ...
 > hide -clear -cells { "cs ao22n" }
 > find cell cs_ao22n*
 > hide -clear -cells {cs_ao22n03b cs_ao22n03c cs_ao22n03d ...
 > hide -clear -cells { "cs_oa12n" }
 > find cell cs_oa12n*
 > hide -clear -cells {cs_oa12n03b cs_oa12n03c cs_oa12n03d ...
... > hide -clear -cells { "cs_oa21n" }
 > find cell cs_oa21n*
 > hide -clear -cells {cs_oa21n03b cs_oa21n03c cs_oa21n03d ...
 > hide -clear -cells { "cs_oa22n" }
> find cell cs_oa22n*
 > hide -clear -cells {cs_oa22n03b cs_oa22n03c cs_oa22n03d ...
 > hide -clear -cells { "cs_buffe" }
 > find cell cs_buffe*
 > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
 > hide -clear -cells { "cs_xbo2n" }
 > find cell cs_xbo2n*
 > hide -clear -cells {cs_xbo2n01b cs_xbo2n01c cs_xbo2n01d ...
 > hide -clear -cells { "cs_xbn2n" }
 > find cell cs_xbn2n*
 > hide -clear -cells {cs_xbn2n01b cs_xbn2n01c cs_xbn2n01d ...
  > hide -clear -cells { cs_ao12f }
  > find cell cs_ao12f*
   > hide -clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f03d ...
   > hide -clear -cells { cs_nnd2f cs_nnd2w }
   > find cell cs_nnd2f*
   > hide -clear -cells {cs_nnd2f02b cs_nnd2f02c cs_nnd2f02d ...
   > find cell cs_nnd2w*
   > hide -clear -cells {cs_nnd2w02b cs_nnd2w02c cs_nnd2w02d ...
   > hide -clear -cells { cs_nnd3f cs_nnd3h cs_nnd3w cs_nnd3y }
   > find cell cs_nnd3f*
   > hide -clear -cells {cs_nnd3f02b cs_nnd3f02c cs_nnd3f02d ...
   > find cell cs_nnd3h*
   > hide -clear -cells {cs_nnd3h02b cs_nnd3h02c cs_nnd3h02d ...
   > find cell cs_nnd3w*
   > hide -clear -cells {cs_nnd3w02b cs_nnd3w02c cs_nnd3w02d ...
   > find cell cs_nnd3y*
```

```
> hide -clear -cells {cs_nnd3y02b cs_nnd3y02c cs_nnd3y02d ...
```

- > hide -clear -cells { cs_nor2f cs_nor2w }
- > find cell cs_nor2f*
- > hide -clear -cells {cs_nor2f02b cs_nor2f02c cs_nor2f03b ...
- > find cell cs nor2w*
- > hide -clear -cells {cs_nor2w02b cs_nor2w02c cs_nor2w02d ...
- > hide -clear -cells { cs_nor3f cs_nor3h }
- > find cell cs_nor3f*
- > hide -clear -cells {cs_nor3f03b cs_nor3f03c cs_nor3f03d ...
- > find cell cs_nor3h*
- > hide -clear -cells {cs_nor3h03b cs_nor3h03c cs_nor3h03d ...
- > hide -clear -cells { cs_oa12f }
- > find cell cs_oa12f'
- > hide -clear -cells {cs_oa12f03b cs_oa12f03c cs_oa12f03d ...
- > hide -clear -cells { "cs_invvv" }
- > find cell cs invvv*
- > hide -clear -cells {cs_invvv01b cs_invvv01c cs_invvv01d ...
- > hide -clear -cells { cs_ao12v cs_ao12g }
- > find cell cs_ao12v*
- > hide -clear -cells {cs_ao12v03b cs_ao12v03c cs_ao12v03d ...
- > find cell cs_ao12g*
- > hide -clear -cells {cs_ao12g03b cs_ao12g03c cs_ao12g03d ...
- > hide -clear -cells { cs_nnd2v cs_nnd2g cs_nnd2x }
- > find cell cs_nnd2v*
- > hide -clear -cells {cs_nnd2v02b cs_nnd2v02c cs_nnd2v02d ...
- > find cell cs_nnd2g*
- > hide -clear -cells {cs_nnd2g02b cs_nnd2g02c cs_nnd2g02d ...
- > find cell_cs_nnd2x*
- > hide -clear -cells {cs_nnd2x02b cs_nnd2x02c cs_nnd2x02d ...
- > hide -clear -cells { cs_nnd3v cs_nnd3g cs_nnd3i cs_nnd3x...
- > find cell cs_nnd3v*
- > hide -clear -cells {cs_nnd3v02b cs_nnd3v02c cs_nnd3v02d ...
- > find cell cs_nnd3g*
- > hide -clear -cells {cs_nnd3g02b cs_nnd3g02c cs_nnd3g02d ...
- > find cell cs_nnd3i*
- > hide -clear -cells {cs_nnd3i02b cs_nnd3i02c cs_nnd3i02d ...
- > find cell cs_nnd3x*
- > hide -clear -cells {cs_nnd3x02b cs_nnd3x02c cs_nnd3x02d ...
- > find cell cs nnd3z*
- > hide -clear -cells {cs_nnd3z02b cs_nnd3z02c cs_nnd3z02d ...
- > hide -clear -cells { cs_nnd4v }
- > find cell cs_nnd4v*
- > hide -clear -cells {cs_nnd4v03b cs_nnd4v03c cs_nnd4v03d ...
- > hide -clear -cells { cs_nor2v cs_nor2g cs_nor2x }
- > find cell cs_nor2v*
- > hide -clear -cells {cs_nor2v02b cs_nor2v02c cs_nor2v02d ...
- > find cell cs nor2a*
- > hide -clear -cells {cs_nor2g02b cs_nor2g02c cs_nor2g03b ...
- > find cell cs_nor2x*
- > hide -clear -cells {cs_nor2x02b cs_nor2x02c cs_nor2x02d ...
- > hide -clear -cells { cs_nor3v cs_nor3g cs_nor3i }
- > find cell cs_nor3v*
- > hide -clear -cells {cs_nor3v03b cs_nor3v03c cs_nor3v03d ...
- > find cell cs_nor3q*
- > hide -clear -cells {cs_nor3g03b cs_nor3g03c cs_nor3g03d ...

```
> find cell cs nor3i*
          > hide -clear -cells {cs_nor3i03b cs_nor3i03c cs_nor3i03d ...
          > hide -clear -cells { cs_oa12v cs_oa12g }
          > find cell cs_oa12v*
          > hide -clear -cells {cs_oa12v03b cs_oa12v03c cs_oa12v03d ...
          > find cell cs_oa12g*
          > hide -clear -cells {cs_oa12g03b cs_oa12g03c cs_oa12g03d ...
       > compare_critical_slack_limit
-1955.13 Avg: -188.01
comparing new slack -1955.1339 to saved slack -1935.5825
          > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFF...
          > noncritical repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLA...
repower: setting SCORE option to ALL.
repower: setting LOWEST_NOT_EQUAL mode.
repower: setting NO_VIOLATIONS option.
-1955.13 Avg: -188.01
maximum area for proto box IDCDSUC is 4656
-1955.13 Avg: -188.01
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 919.
[noncritical]: Number of boxes processed is 0.
-1955.13 Avg: -181.26
[BD-500026]: repower was applied 73 times.
[repower]: Execution time was 5.7 seconds.
         > tc parm MARGIN(10000000)
         > fanmatch {ACTUAL ,ONE_LEVEL,NO_VIOLATIONS}
>>]: Itorbox( dfanmatch(ACTUAL ,ONE_LEVEL,NO_VIOLATIONS) );
setting ACTUAL option.
setting ONE_LEVEL option.
setting NO_VIOLATIONS option.
-1955.13 Avg: -181.26
[BD-500300]: 16 pins on 7 gates swapped.
                          -1955.13 Avg: -181.16
[fanmatch]: Execution time was 3.6 seconds.
         > tc parm OFFSET(0)
         > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc parm]: =============
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
         > tc parm REGALL
         > repower_paths FUZZY(0.02)
initial slack is -1955
after repower paths slack is -1955
         > critical {repower(SCORE(ALL),FASTEST ,NO_VIOLATIONS)...
critical( repower(SCORE(ALL ), FASTEST , NO_VIOLATIONS),
repower(SCORE(ALL),FASTEST,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1955.13 Avg: -181.15
maximum area for proto box IDCDSUC is 4655
repower: setting SCORE option to ALL.
repower: setting FASTEST mode.
repower: setting NO_VIOLATIONS option.
```

```
repower: setting SCORE option to ALL.
repower: setting FASTEST mode.
repower: setting NO_VIOLATIONS option.
-1955.13 Avg: -181.15
ArrayNum: 6 ArrayMax: 919
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
         > compare_critical_slack_limit
-1955.13 Avg: -181.15
comparing new slack -1955.1339 to saved slack -1935.5825
       > measure
The model <IDCDSUC> has:
 Primary Inputs
                              122
 Primary Outputs
                               73
 Primary BIDIs
                               0
 Signals
                           1142
 Gate Count
                             919
 Connections
                             1757
 Master REG Bits
                                83
 Slave REG Bits
                               83
 Internal Area
                            4655
 External Area
                               0
 Gates/Connects
                            0.523051
 Fanout Count
                             1757
 Average Fanout
                            1.538529
 Avg Tech Box Size
                             5.065288
 Tech Box Size Stddev =
                              0.010915
 Power
                        0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
 Real signals
                             767
 Real boxes
                             544
 Real connections
                              1382
Real LSTs
                            2149
Real ICells/box
                           8.556985
Real LSTs/box
                           3.950368
Real nets/box
                           1.409926
Cell
               Total
Each
                Cell
Type Cnt Boxname
                                Power Level Function
                                                        Int Ext Power
                                                                         Int
  6
      cs_ao22n03c
                                03c
                                      >
                                            AOI
                                                   6
                                                        0
                                                           0.000
                                                                   36
                                                                         0
                                                                            0.000
  2
      cs_ao12n03c
                                03c
                                            IOA
                                      >
                                                   4
                                                        0
                                                           0.000
                                                                    8
                                                                        0
                                                                            0.000
  1
      cs_ao12n10c
                                10c
                                            AOI
                                      >
                                                   12
                                                           0.000
                                                                    12
                                                                         0.000
  1
      cs_ao22n04c
                                04c
                                            AOI
                                      >
                                                   6
                                                        0
                                                           0.000
                                                                    6
                                                                        0
                                                                            0.000
  1
      cs_ao22n10c
                                10c
                                            AOI
                                                   18
                                      >
                                                        0
                                                           0.000
                                                                   18
                                                                         0.000
  1
      cs_ao12n05c
                                05c
                                            AOI
                                                   6
                                                        0
                                                           0.000
                                                                   6
                                                                        0
                                                                           0.000
180
       BRKPT
                                        BRKPT
                                                   0
                                    >
                                                        0
                                                           0.000
                                                                   0
                                                                        0
                                                                           0.000
195
       IOPAD
                                        IOPAD
                                                  0
                                                      0
                                   >
                                                          0.000
                                                                  0
                                                                       0
                                                                          0.000
144
       cs_nnd2n02c
                                 02c
                                             NAND
                                                      3
                                                           0
                                                              0.000
                                                                     432
                                                                               0.000
                                                                            0
 17
       cs_nnd2n04c
                                04c
                                       >
                                            NAND
                                                      3
                                                             0.000
                                                          0
                                                                     51
                                                                           0
                                                                              0.000
```

```
0.000
                                           NAND
                                                         0
                                                            0.000
                                                                     8
                               10c
                                                    8
1
     cs_nnd2n10c
                                     >
                                                    12
                                                         0
                                                                           0
                                                                              0.000
                                           NAND
                                                             0.000
                                                                     48
4
     cs_nnd2n12c
                               12c
                                     >
                                                                     76
                                                                           0
                                                                              0.000
                               02c
                                           NAND
                                                     4
                                                         0
                                                             0.000
19
     cs_nnd3n02c
                                      >
                                                                             0.000
                                           NAND
                                                    3
                                                         0
                                                            0.000
                                                                     9
                                                                          0
                               03c
3
     cs nnd2n03c
                                     >
                                                    5
                                                         0
                                                            0.000
                                                                     25
                                                                          0
                                                                             0.000
                               03c
                                           NAND
5
     cs_nnd4n03c
                                     >
                                                    4
                                                            0.000
                                                                     8
                                                                          0
                                                                             0.000
                               03c
                                           NAND
                                                         0
2
     cs_nnd3n03c
                                     >
                                                                     33
                                                                              0.000
                                           NAND
                                                    11
                                                         0
                                                             0.000
                                                                           0
3
     cs_nnd2n11c
                               11c
                                     >
                                           NAND
                                                    19
                                                         0
                                                             0.000
                                                                     114
                                                                           0
                                                                              0.000
6
                               14c
     cs_nnd2n14c
                                     >
                                                         0
                                                             0.000
                                                                     15
                                                                           0
                                                                              0.000
                                           NAND
                                                    15
                               13c
1
     cs_nnd2n13c
                                     >
                                                                     6
                                                                          0
                                                                             0.000
                                                         0
                                                            0.000
                               07c
                                           NAND
                                                    6
1
     cs nnd3n07c
                                     >
                                                    19
                                                          0
                                                             0.000
                                                                     38
                                                                           0
                                                                             0.000
                               14e
                                           NAND
2
     cs nnd2n14e
                                      >
                                                                          0.000
                                                         0.
                                                            0.000
                                                                     8
                                           NAND
                                                    4
2
     cs nnd2n07c
                               07c
                                     >
                                                          0
                                                             0.000
                                                                     20
                                                                           0
                                                                              0.000
     cs_nnd2n14b
                               14b
                                      >
                                           NAND
                                                    20
1
                                                          0
                                                             0.000
                                                                     22
                                                                           0
                                                                              0.000
                               12b
                                           NAND
                                                    22
1
     cs_nnd3n12b
                                      >
                                                                     40
                                                                           0
                                                                              0.000
                                           NAND
                                                    20
                                                         0
                                                             0.000
2
     cs nnd4n10c
                               10c
                                     >
                                                                             0.000
                               08c
                                           NAND
                                                    7
                                                         0
                                                            0.000
                                                                     7
                                                                          0
1
     cs_nnd2n08c
                                     >
                               05c
                                           NAND
                                                    6
                                                         0
                                                            0.000
                                                                     12
                                                                          0
                                                                              0.000
2
     cs_nnd3n05c
                                     >
                                                         0
                                                            0.000
                                                                     4
                                                                          0
                                                                             0.000
                               05c
                                           NAND
                                                    4
1
     cs_nnd2n05c
                                     >
                                           NAND
                                                    12
                                                         0
                                                             0.000
                                                                     12
                                                                           0
                                                                              0.000
                               10c--->
1
     cs_nnd3n10c
                                                        0
                                                            0.000
                                                                     4
                                                                         0
                                                                            0.000
                                          NAND
                                                    4
                               03c
1
     cs_nnd2f03c
                                     >
                                                    10
                                                                     10
                                                                           0
                                                                              0.000
                                                         0
                                                            0.000
                               07c
                                           NAND
1
     cs_nnd3z07c
                                     >
                                                                          0
                               06c
                                           NAND
                                                    8
                                                         0
                                                            0.000
                                                                     16
                                                                             0.000
2
     cs_nnd4v06c
                                     >
                                                           0.000
                                                                   24
                                                                         0
                                                                            0.000
                               02c
                                           NOR
                                                   3
                                                        0
8
     cs nor2n02c
                                     >
                                                                            0.000
                                           NOR
                                                                    9
                                                                         0
                                                        0
                                                           0.000
                               04c
                                                   3
3
     cs_nor2n04c
                                     >
                                           NOR
                                                   4
                                                        0
                                                           0.000
                                                                    4
                                                                         0
                                                                            0.000
                               03c
1
     cs_nor3n03c
                                     >
                                                                             0.000
                                                   12
                                                        0
                                                            0.000
                                                                    12
                                                                          0
                               12c
                                           NOR
     cs nor2n12c
                                     >
                                                                    16
                                                                          0
                                                                             0.000
                                                   16
                                                      ---0
                                                            0.000
1
     cs_nor3n10e
                               10e
                                     >
                                           NOR
                                                                          0
                                                                             0.000
                                           NOR
                                                   11
                                                        .0
                                                            0.000
                                                                    11
1
     cs_nor2n11c
                               11c
                                     >
                                                                             0.000
                                                   2
                                                           0.000
                                                                   120
                                                                          0
60
     cs_invvn01c
                               01c
                                     >
                                           NOT
                                                        0
                                                                   24
                                                                            0.000
                                                  6
                                                       0
                                                           0.000
                                                                         0
4
     cs_invvn11c
                               11c
                                    .>
                                           NOT
                                           NOT
                                                       0
                                                           0:000
                                                                   28
                                                                        0
                                                                            0.000
7
     cs_invvn10c
                               10c
                                     >
                                                  4
                                                   6
                                                        0
                                                           0.000
                                                                   126
                                                                          0
                                                                             0.000
                               12c
                                   ` >
                                           NOT
21
     cs_invvn12c
                                                           0.000
                                                                   24
                                                                         0
                                                                            0.000
                              09c
                                     >
                                           NOT
                                                   4
                                                       0
6
     cs_invvn09c
                                                   2
                               .07c
                                     >
                                           NOT
                                                        0
                                                           0.000
                                                                   100
                                                                          0
                                                                             0.000
50
     cs_invvn07c
                                                                            0.000
                                           NOT
                                                  10
                                                        0
                                                           0.000
                                                                   50
                                                                         0
                               15c .
5
     cs invvn15c
                                     >
                                                       0
                                                           0.000
                                                                   48
                                                                         0
                                                                            0.000
                               13c ...
                                           NOT
                                                  8
6
     cs_invvn13c
                                     >
                                           NOT
                                                  28
                                                        0
                                                           0.000
                                                                   28
                                                                         0
                                                                            0.000
                               19b.
     cs_invvv19b
                                     >
1
                                                  2
                                                       0
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
                                           NOT
                              06c
6
     cs_invvn06c
                                     >
                                                       0
                                                                         0
                                                                            0.000
                                                   4
                                                           0.000
                                                                   16
                              08c
                                     >
                                           NOT
4
     cs invvn08c
                                           NOT
                                                  2
                                                       0
                                                           0.000
                                                                   10
                                                                         0
                                                                            0.000
5
     cs_invvn02c
                              02c
                                     >
                                                           0.000
                                                                   24
                                                                         0
                                                                            0.000
3
                               14c
                                     >
                                           NOT
                                                  8
                                                       0
     cs invvn14c
                                                                            0.000
                               04c
                                     >
                                           NOT
                                                   2
                                                        0
                                                           0.000
                                                                   20
                                                                         0
10
     cs_invvn04c
                                                  2
                                                           0.000
                                                                   16
                                                                         0
                                                                            0.000
                               05c
                                           NOT
                                                       0
8
     cs_invvn05c
                                     >
                                                  25
                                                           0.000
                                                                   25
                                                                         -0-
                                                                            -0.000
                                           NOT
                                                        0.
                               19c
1
     cs_invvn19c
                                     >
                                                                            0.000
                                                        0
                                                           0.000
                                                                    14
                                                                         0
                               16c
                                     >
                                           NOT
                                                  14
 1
     cs invvn16c
                                                   2
                                                           0.000
                                                                    2
                                                                        0
                                                                            0.000
                               01e
                                     >
                                           NOT
                                                        0
 1
     cs invvn01e
                                                           0.000
                                                                    28
                                                                         0
                                                                             0.000
                                                        0
2
     cs oa21n10c
                                10c
                                     >
                                            OAI
                                                  14
                                                                             0.000
1
     cs_oa22n10c
                               10c
                                      >
                                            OAL
                                                  18
                                                        0
                                                           0.000
                                                                    18
                                                                         0
                                                                   550
                                                                          0
                                                                             0.000
22
                               07d
                                           REG
                                                  25
                                                        0
                                                           0.000
      cl_invvn07d
                                     >
                                                                   300
                                                  25
                                                        0
                                                           0.000
                                                                          0
                                                                             0.000
12
      cl invvn07c
                               07c
                                     >
                                           REG
                                            REG
                                                   26
                                                         0
                                                            0.000
                                                                    468
                                                                           0
                                                                              0.000
18
      cl_nnd2n07c
                               07c
                                     >
                                                           0.000
                                                                   25
                                                                         0
                                                                            0.000
                              05c
                                          REG
                                                  25
                                                        0
1
     cl invvn05c
                                    >
                                           REG
                                                  33
                                                            0.000
                                                                   264
                                                                          0
                                                                              0.000
8
                               07c
                                                        0
     cl_ao22n07c
                                     >
                                                                   350
                                                                          0
                                                                              0.000
                               06d
                                           REG
                                                  25
                                                        0
                                                           0.000
14
      cl_invvn06d
                                     >
                                                                   25
                                                                            0.000
                                                  25
                                                        0
                                                           0.000
                                                                         0
                                          REG
     cl invvn05d
                              05d
                                    >
 1
```

```
cl_nnd3n07c
                        07c
                                 REG
                                       29
                                            0.000
                                                     58
                                                          0.000
   cl_nor2n06c
1
                        06c
                                 REG
                                       26
                                            0.000
                                                     26
                                                            0.000
1
   cl_ao21n07c
                        07c
                                 REG
                                       30
                                            0.000
                                                     30
                                                          0.000
2
   cl_invvn06c
                       06c
                                 REG
                                       25
                                           0.000
                                                     50
                                                         0.000
1
   cl_oa21n07c
                        07c >
                                 REG
                                       30
                                            0.000
                                                    30
                                                          0.000
   cb_mode_block
1
                          A > SEQUENTIAL
                                            70
                                                 0.000
                                                          70
                                                              0.000
   cb_clk_32_1
6
                           > SEQUENTIAL 80
                                              0 0.000 480
                                                             0.000
   cs_xbn2n01b
                        01b
1
                                  XNOR
                                         8
                                             0.000
                             >
                                                       8
                                                          0.000
1
   cs_xbo2n01d
                        01d
                                  XOR
                                        8
                                            0
                                              0.000
                                                      8
                                                          0
                                                            0.000
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

# (ot 10	
Levels	Out	put
0	1	*
1	55	50* plus *****
2	1	*
3	8	******
4	1	*
10	3	***
11 -	1	•
12	3	***

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 2
       20
 3
        1
        5
       3
       10
        3
 9
        1
 10
        6
 12
        1
 14
        6
 15
        9
 16
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
 0
       2
             940
 1
            50* plus *
 2
       97
 3
       42
 4
       17
 5
       7
 6
       11
 7
       3
 8
       3
        3
 13
       16
 14
        1
 20
[End of measure]
[measure]: Execution time was 0.6 seconds.
      > critical repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCO...
repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED), faninv(LIMITED));
-1955.13 Avg: -181.15
maximum-area for proto box IDCDSUC is 4655
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
setting SCORE option to ALL.
setting ACTUAL option.
setting RE_POWER option.
setting INC mode.
setting NO VIOLATIONS option.
fantom: Found 152 valid buffers or inverters.
[BD-500718]: fantom too many buffers and/or inverters 152, may slow down optimizations.
[BD-500704]: (W) No noninverting buffers in technology, serial buffer insertion will not be done.
-1955.13 Avg: -181.15
ArrayNum: 6 ArrayMax: 919
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.0 seconds.
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.0 seconds.
[BD-500700]: Added 0 buffers.
[fantom]: Execution time was 0.0 seconds.
IBD-5007011: Added 0 inverters.
[faninv]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 24 times and applied 0 of them.
       > nextbox synexpand(XPANDVIEW)
>>]: nextbox( synexpand(XPANDVIEW) );
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
```

```
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                      The model has 1142 signals, 919 usage boxes and 1757 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names.
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
      > measure
The model <IDCDSUC> has:
 Primary Inputs
                            122
 Primary Outputs
                             73
 Primary BIDIs
                             0
 Signals
                         1142
 Gate Count
                            919
 Connections
                           1757
 Master REG Bits
                              83
 Slave REG Bits
                             83
 Internal Area
                           4655
 External Area
                             0
 Gates/Connects
                           0.523051
 Fanout Count
                            1757
 Average Fanout
                           1.538529
 Avg Tech Box Size
                           5.065288
 Tech Box Size Stddev =
                            0.010915
 Power =
                       0.000000
***R-E-A-L***S-T-A-T-I-S-T-I-C-S***
 Real signals
                           767
 Real boxes
                           544
 Real connections
                             1382
 Real LSTs
                           2149
 Real ICells/box
                         8.556985
 Real LSTs/box
                          3.950368
 Real nets/box
                         1.409926
 Cell
              Total
 Each
               Cell
Type Cnt Boxname
                              Power Level Function
                                                             Power
                                                        Ext
                                                     Int
                                                                      Int
 6
      cs_ao22n03c
                               03c
                                          AOI
                                                 6
                                                     0
                                                       0.000
                                                                36
                                                                     0.000
 2
      cs_ao12n03c
                               03c
                                          AOI
                                                 4
                                    >
                                                     0
                                                        0.000
                                                                8
                                                                     0
                                                                        0.000
      cs_ao12n10c
 1
                               10c
                                    >
                                          AOI
                                                12
                                                     0
                                                         0.000
                                                                12
                                                                      0.000
  1
      cs_ao22n04c
                               04ċ
                                    >
                                          AOI
                                                6
                                                     0.000
                                                                6
                                                                     0
                                                                        0.000
 1
      cs_ao22n10c
                               10c
                                          AOI
                                                18
                                    >
                                                     0
                                                        0.000
                                                                18
                                                                      0.000
 1
      cs_ao12n05c
                               05c
                                          AOI
                                                 6
                                                     0
                                                        0.000
                                                                6
                                                                     0
                                                                        0.000
 180
       BRKPT
                                       BRKPT
                                  >
                                                0
                                                     0
                                                        0.000
                                                                0
                                                                     0
                                                                        0.000
195
       IOPAD
                                      IOPAD
                                               0
                                                    0
                                                       0.000
                                                               0
                                                                    0
                                  >
                                                                       0.000
144
       cs_nnd2n02c
                                02c
                                          NAND
                                                   3
                                                        0
                                                           0.000
                                                                  432
                                                                         0.000
 17
      cs_nnd2n04c
                               04c
                                          NAND
                                                   3
                                                       0.000
                                                                  51
                                     >
                                                                        0.000
      cs_nnd2n10c
 1
                               10c
                                          NAND
                                                  8
                                                       0.000
                                                                  8
                                    >
                                                                      0
                                                                         0.000
 4
      cs nnd2n12c
                               12c
                                    >
                                          NAND
                                                  12
                                                       0
                                                          0.000
                                                                  48
                                                                          0.000
                                                                       0
 19
      cs nnd3n02c
                               02c
                                          NAND
                                                  4
                                                       0
                                                          0.000
                                                                  76
                                     >
                                                                          0.000
                                                                        0
 3
      cs_nnd2n03c
                               03c
                                         NAND
                                    >
                                                  3
                                                       0
                                                          0.000
                                                                  9
                                                                      0
                                                                          0.000
 5
      cs_nnd4n03c
                               03c
                                    >
                                          NAND
                                                  5
                                                       0
                                                          0.000
                                                                 25
                                                                       0
                                                                         0.000
```

```
0
                                                                            0.000
                                                           0.000
                                                                    8
                                          NAND
                                                   4
                                                        0
                              03c
                                     >
    cs nnd3n03c
2
                                                                    33
                                                                          0
                                                                             0.000
                                                   11
                                                            0.000
                                          NAND
                                                        0
                               11c
                                     >
3
    cs_nnd2n11c
                                                                              0.000
                                                                          0
                                          NAND
                                                   19
                                                        0
                                                            0.000
                                                                    114
                               14c
6
    cs nnd2n14c
                                     >
                                                                          0
                                                                             0.000
                                                   15
                                                         0
                                                            0.000
                                                                    15
                                          NAND
                               13c
                                     >
    cs_nnd2n13c
1
                                                                            0.000
                                                                    6
                                                                         0
                                          NAND
                                                   6
                                                        0
                                                           0.000
                               07c
                                     >
1
    cs nnd3n07c
                                                            0.000
                                                                    38
                                                                          0
                                                                             0.000
                                                   19
                                                         0
                                          NAND
                               14e
                                     >
2
    cs_nnd2n14e
                                                                         0
                                                                            0.000
                                                        0
                                                           0.000
                                                                    8
                                          NAND
                                                   4
                               07c
                                     >
2
    cs nnd2n07c
                                                                             0.000
                                                   20
                                                         0
                                                            0.000
                                                                    20
                                                                          0
                                          NAND
                               14b
    cs nnd2n14b
                                     >
1
                                                   22
                                                         0
                                                            0.000
                                                                    22
                                                                          0
                                                                             0.000
                                          NAND
    cs_nnd3n12b
                               12b
                                     >
1
                                                                    40
                                                                          0
                                                                             0.000
                                                            0.000
                                                         0
                                          NAND
                                                   20
                               10c
                                     >
2
     cs nnd4n10c
                                                                            0.000
                                                        0
                                                            0.000
                                                                    7
                                                                         0
                                          NAND
                                                   7
                               08c
                                     >
1
     cs_nnd2n08c
                                                                         0.000
                                                                    12
                                                        0
                                                            0.000
                               05c
                                     >
                                          NAND
                                                    6
2
     cs nnd3n05c
                                                                            0.000
                                                                         0
                                                                    4
                               05c
                                          NAND
                                                    4
                                                        0
                                                            0.000
                                     >
     cs nnd2n05c
1
                                                                          0
                                                                             0.000
                                                            0.000
                                                                    12
                                          NAND
                                                   12
                                                         0
                               10c
                                     >
     cs_nnd3n10c
1
                                                                            0.000
                                                                    4
                                                                         0
                                                   4
                                                        0
                                                           0.000
                              03c
                                    >
                                          NAND
     cs nnd2f03c
1
                                                                             0.000
                                                   10
                                                         0
                                                            0.000
                                                                    10
                                                                          0
                               07c
                                     >
                                          NAND
     cs nnd3z07c
1
                                                    8
                                                        0
                                                           0.000
                                                                    16
                                                                             0.000
                                          NAND
                               06c
                                     >
2
     cs_nnd4v06c
                                                                   24
                                                   3
                                                       0
                                                           0.000
                                                                         0
                                                                            0.000
                                          NOR
                               02c
                                     >
8
     cs nor2n02c
                                                   3
                                                       0
                                                           0.000
                                                                   9
                                                                        0
                                                                           0.000
                                           NOR-
                               04c
3
     cs nor2n04c
                                     >
                                                   4
                                                       0
                                                           0.000
                                                                   4
                                                                        0
                                                                           0.000
                                           NOR
                               03c
                                     >
     cs_nor3n03c
1
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
                                                  12
                                                        0
                                           NOR
                               12c
                                     >
1
     cs_nor2n12c
                                                                    16
                                                                         0
                                                                             0.000
                                                        0
                                                           0.000
                                           NOR
                                                  16
                                     >
     cs nor3n10e
                               10e
1
                                                           0.000
                                                                    11
                                                                         0
                                                                           -0.000
                                                        0
                                                  11
                                           NOR
     cs_nor2n11c
                               11c
                                     >
-1-
                                                                  120
                                                                         0
                                                                            0.000
                                                           0.000
                                                  2
                                                       0
                                           NOT
                               01c
                                     >
60
     cs_invvn01c
                                                                        0
                                                                           0.000
                                                                  24
                                                       0
                                                          0.000
                                          NOT
                                                  6
                              11c
                                    >
. 4
     cs invvn11c
                                                                  28
                                                                        0
                                                                           0.000
                                                  4
                                                       0
                                                          0.000
                              10c
                                    >
                                          NOT
7
     cs_invvn10c
                                                                            0.000
                                                                  126
                                                                         0
                                                       0
                                                          0.000
                                                   6
                               12c
                                           NOT
     cs invvn12c
21
                                                                        0.
                                                                           -0.000
                                                                  24
                                                  4
                                                          0.000
                              09c
                                    >
                                          NOT
     cs invvn09c
6
                                                           0.000
                                                                  100
                                                                         0
                                                                             0.000
                                                   2
                                                       0
                               07c
                                     >
                                           NOT
     cs_invvn07c
50
                                                                            0.000
                                                           0.000
                                                                   50
                                                                         0
                                                       0
                               15c
                                    >
                                          NOT
                                                  10
5
     cs_invvn15c
                                                                            0.000
                                                  8
                                                       0
                                                          0.000
                                                                   48
                                                                        0
                              13c
                                          NOT
                                    >
6
     cs_invvn13c -
                                                                            0.000
                                                  28
                                                       0
                                                           0.000
                                                                   28
                                                                         0
                                          NOT
                              19b
                                    >
1
     cs -invvv19b
                                                          0.000
                                                                  12
                                                                        0
                                                                            0.000
                                                  2
                                                       0
                                          NOT
                              06c
                                    >
     cs invvn06c
6
                                                                        0 .
                                                                           0.000
                                                                   16
                                          NOT
                                                  4
                                                       0
                                                          0.000
                              08c
                                     >
4
     cs invvn08c
                                                          0.000
                                                                   10
                                                                        0
                                                                            0.000
                                           NOT
                                                  2
                                                       0
                              02c
                                     >
5
     cs invvn02c
                                                                            0.000
                                                          0.000
                                                                   24
                                                                        0
                                                  8
                                                       0
                                           NOT
                              14c
                                     >
.3
     cs invvn14c ...
                                                                            0.000
                                                                   20
                                           NOT
                                                   2
                                                       0
                                                           0.000
                                                                         0
                               04c
      cs invvn04c
                                     >
10
                                                  2
                                                       0
                                                          0.000
                                                                   16
                                                                        0
                                                                            0.000
                                           NOT
     cs_invvn05c
                               05c
                                     >
 8
                                                                            0.000
                                                  25
                                                       0
                                                           0.000
                                                                   25
                                                                         0
                               19c
                                           NOT
                                     >
 1
     cs invvn19c
                                                                   14
                                                                         0
                                                                            0.000
                                           NOT
                                                  14
                                                        0
                                                           0.000
                               16c
                                     >
 1
     cs invvn16c
                                                           0.000
                                                                   2
                                                                        0
                                                                           0.000
                                           NOT
                                                  2
                                                       0
                               01e
                                     >
 1
     cs_invvn01e
                                                           0.000
                                                                   28
                                                                         0
                                                                            0.000
                                                        0
                                10c
                                      >
                                            OAL
                                                  14
 2
     cs_oa21n10c
                                                                            0.000
                                                  18
                                                        0
                                                           0.000
                                                                   18
                                                                         0
                                           OAI
                                10c
     cs oa22n10c
                                      >
 1
                                                  25
                                                        0
                                                           0.000
                                                                   550
                                                                         -.0
                                                                            - 0.000
                                           REG
22
      cl invvn07d
                               07d
                                     >
                                                        0
                                                           0.000
                                                                   300
                                                                          0
                                                                             0.000
                                                  25
                                           REG
                               07c
                                     >
12
      cl_invvn07c
                                                                              0.000
                                                                    468
                                                                           0
                                                   26
                                                         0
                                                            0.000
                                            REG
                               07c
                                     >
      cl nnd2n07c
18
                                                                   25
                                                                         0
                                                                            0.000
                                                 25
                                                       0
                                                           0.000
                              05c
                                          REG
     cl_invvn05c
                                    >
 1
                                                                   264
                                                                          0
                                                                             0.000
                                                        0
                                                            0.000
                               07c
                                           REG
                                                  33
                                     >
 8
     cl_ao22n07c
                                                                   350
                                                                          0
                                                                             0.000
                                                        0
                                                           0.000
                                           REG
                                                  25
                               06d
14
      cl invvn06d
                                     >
                                                                         0
                                                                            0.000
                                                           0.000
                                                                   25
      cl_invvn05d
                                                  25
                                                        0
                              05d
                                     >
                                           REG
 1
                                                                             0.000
                                                            0.000
                                                                    58
                                                                          0
                                           REG
                                                  29
                                                        0
                               07c
                                     >
 2
      cl_nnd3n07c
                                                  26
                                                        0
                                                           0.000
                                                                   26
                                                                         0
                                                                             0.000
                                           REG
                               06c
                                     >
 1
      cl_nor2n06c
                                                                             0.000
                                                  30
                                                        0
                                                            0.000
                                                                    30
                                                                          0
                                     >
                                           REG
                               07c
 1
      cl ao21n07c
                                          REG
                                                       0
                                                           0.000
                                                                   50
                                                                         0
                                                                            0.000
                                                  25
                              06c
 2
      cl invvn06c
                                    >
                                                        0
                                                            0.000
                                                                    30
                                                                          0
                                                                             0.000
                                                   30
                                           REG
                               07c
      cl oa21n07c
```

```
1
   cb_mode_block
                         A > SEQUENTIAL 70 0 0.000 70
                                                            0.000
6
   cb_clk_32_1
                           > SEQUENTIAL
                                        80
                                             0 0.000 480
                                                           0.000
1
   cs_xbn2n01b
                        01b
                                 XNOR
                                        8
                                            0.000
                                                     8
                                                         0.000
   cs_xbo2n01d
1
                        01d
                                 XOR
                                       8
                                                    8
                                                        0
                                           0.000
                                                          0.000
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

# OT		
Levels	Out	put
0	1	*
1	55	50* plus *****
2	1	*
3	8	******
4	1	*
10	3	***
11	1	*
12	3	***
Contract the contract of the c		

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
 2
      20
    1
 3
       3 ****
      10
       3
 9
       1
 10
 12
      . 1
 14
 15
       9
 16
       4
 17
       14
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
----- 0 2 **
```

```
940
             900* plus ***
       97
 2
       42
 3
 4
       17
 5
       7
 6
       11
       3
 7
       3
 8
 13
        3
 14
        16
 20
        1
[End of measure]
[measure]: Execution time was 0.7 seconds.
      > repower paths FUZZY(0.02)
initial slack is -1955
after repower paths slack is -1955
      > critical {repower(SCORE(ALL ),FASTEST ,NO_VIOLATIONS)...
critical( repower(SCORE(ALL ), FASTEST , NO_VIOLATIONS),
repower(SCORE(ALL),FASTEST,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1955.13 Avg: -181.15
maximum area for proto box IDCDSUC is 4655
repower: setting SCORE option to ALL.
repower: setting FASTEST mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting FASTEST mode.
repower: setting NO_VIOLATIONS option.
-1955.13 Avg: -181.15
ArrayNum: 6 ArrayMax: 919
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
       > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:03:06 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                       EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                    Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                 Max. Endpoints: 3
Sort Field: Slack
                         Abbreviation Comparison/Description
 Cause of Slack
                                     Slack due to a point downstream on path
                          SIkCont
 Slack Continuation
                                     ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                           RAT
                                          ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                      ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
                          ClkGSet
ARRIVAL TIME + ADJUST )
```

Clock Gating Hold ARRIVAL TIME + AD Clock Tree Pulse Wi	JUST)
TRAILING EDGE)	(0100K 12 ISMA 25G2 FT OCOL WIBTH COLOOK
Setup ADJUST)	Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
Hold ADJUST)	Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
EndOfCýcle ADJUST)	EndOfC (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ClockPulseWidth TRAILING EDGE)	CIkPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockSeparation ARRIVAL TIME + ADJ	ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
Loop CLOCK + ADJUST)	ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
Arrival Time Limiting	ATLimit Slack discontinuity due to failed test
Num/ Test PinName	LimitedAT/ Delay/ Failed Test/
NetName	E Phase AT Slack Slew CL FO Cell P Func T.Adj
4 ded	
1 dcd_succ_last_t dcd_succ_last_t1	
RAT	999
> BOX714/OUT	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	IOPAD
> BOX714/IN	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	
> C167/y	R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0	
> C167/a	F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
1862 N675	1000 00 100 405_mivvii 010 NO1
>{a} C2738/y	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND
0 N675	TOOL TOOL TO THE TOOL TOO TOO THE TOOL THE TOOL TOOL TOOL TOOL TOOL TOOL TOOL TOO
> C2738/a-	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND
29 last_cycle	THE PARTY OF
>{b} C2487/y	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND
0 last_cycle	
> C2487/b	F C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND
29 N1587	
> C1952/y N1587	F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0
> C1952/a	
10 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
> BOX679/OUT	D.CO. D. 4004 4055 00 010 110
0 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
> BOX679/IN	D.CO. D. 4004 4055 00 040 440545
num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0
> num_dcd_cyl(1)	P.C2.P. 1004 1055 00 040 4 D
num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 PI 0
	E.C. D. 0044 4045 0000 4044 4 DO

RAT 999 0 > BOX714/OUT F C3+R 2644 -1645 2362 1011 1 IOPAD IO	PAD
0 dcd_succ_last_t1 > BOX714/IN F C3+R 2644 -1645 2362 1011 1 IOPAD IOPA	\D
0 dcd_succ_last_t1&0 > C167/y F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT	
0 dcd_succ_last_t1&0 > C167/a R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT	
1436 N675>{a} C2738/y R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NA	ND
0 N675> C2738/b F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAN	ID
>{b} C2725rwr/y F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e N/ 0 N1692	AND
> C2725rwr/a R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e N	
>{c} C2721rwr/y R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b N 0 N1479	
102 N1497	
>{d} C2709rwr/y F C3+R 994 -1645 125 95 2 cs_nor3n 10e NC 0 N1497 R C3+R 898 -1645 137 68 2 cs_nor3n 10e NO	•
and Alamad	
>{e} C2885/y R C3+R8981645 137 68 2 cs_nnd4n 10c NAI	
C2885/d F.C3+R 825 -1645 44 50 1 cs nnd4n 10c NAN) ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
73 N1997>{f} C2886/y F C3+R 825 -1645 44 50 1 cs_nnd2n 14c NAN 0 N1997)
> C2886/a R C3+R 802 -1645 80 124 2 cs_nnd2n 14c NAN	D .
23 op_serialize&0 > BOX638/OUT R C3+R 802 -1645 80 124 2 IOPAD IOP/	ND
0 op_serialize&0 > BOX638/IN R C3+R 802 -1645 80 124 2 IOPAD IOPAD	0
op_serialize> op_serialize R C3+R 802 -1645 80 124 2 Pl 0 op_serialize	
3 iu_reset_op_c_t1 R C3+R 2431 -1432 3912 1011 1 PO iu_reset_op_c_t1	0
RAT 999 0	PAD
0 iu_reset_op_c_t1 > BOX716/IN R C3+R 2431 -1432 3912 1044 3 IOPAD IOP	AD
11 00 11 2 10 1 10 1 10 1 10 1 10 1 10	IAND
0 iu_reset_op_c_t1&0 > C2393/a FC3+R 473 -1432 78 137 3 cs_nnd2n 02c NAN	ID
1958 gbfonet_6> gbfocell_6/y F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT gbfonet_6	0

```
----> gbfocell 6/a
                               R C3+R
                                         410 -1432 217
                                                          43 1 cs invvn 09c NOT
64 N2031
---->{b} C2162/y
                               R C3+R
                                         410 -1432
                                                    217
                                                          43 1 cs_nnd3n 02c NAND
0 N2031
----> C2162/b
                              FC3+R
                                        303 -1432
                                                    57
                                                        107 rcvry reset q
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                     FC3+R
                                               303 -1432
                                                           57 49 3 cl_invvn 07d SRL
0 rcvry_reset_q
----> rcvry_reset.reg_n.lat_0/c2
                                   R C3+
                                            160
                                                 N/C
                                                       60 222 13 cl invvn 07d SRL
143 slow_mode.c2_1
----> slow_mode.clockblock/c2
                                    R C3+
                                             160
                                                  N/C
                                                         60 222 13 cb clk 32 1 LCB
0 slow_mode.c2_1
       > write_end_point_report -points 10
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:03:06 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                  EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38 Max. Slack: -1.13427E+38
Sort Field: Slack
                           Max. Endpoints: 10
              Abbreviation Comparison/Description
 Cause of Slack
                 Slack Continuation
                 SlkCont Slack due to a point downstream on path
Required Arrival Time
                                ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                       RAT
 Asserted Required Arrival Time AssrtRAT
                                     ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
Clock Gating Setup
                       ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
Clock Gating Hold
                      ClkGHld
                                ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
Clock Tree Pulse Width
                        CIKTPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
Setup
                  Setup
                           ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
ADJUST)
Hold
                  Hold
                          ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST)
EndOfCycle
                     EndOfC
                               ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
ClockPulseWidth
                      CIkPW
                                ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
ClockSeparation
                      ClkSep
                                ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
                  ALTest
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
CLOCK + ADJUST )
Arrival Time Limiting
                      ATLimit
                                Slack discontinuity due to failed test
 Num/
                               LimitedAT/
                                                               Delay/ Failed Test/
 Test PinName
                               E Phase
                                         AT Slack Slew CL FO Cell
                                                                       P Func T.Adi
NetName
```

	- 	R C3+R 2954 -1955 3847 1011 1 PO 0
	1 dcd_succ_last_t1	0
F	dcd_succ_last_t1 RAT	999 R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
_	> BOX714/OUT	• • •
(0 dcd_succ_last_t1 > BOX714/IN	R C3+R 2954 -1955 3847 1011 1101715
(0 dcd_succ_last_t1&0 > C167/y	R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
	0 dcd_succ_last_t1&0	F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
	> C167/a 1862 N675	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND
	>{a} C2738/y 0 N675	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND
	> C2738/a 29 last_cycle	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND
	>{b} C2487/y 0 last_cycle	22 140 3 cs nnd2n 14e NAND
	> C2487/b	P COTIN
	> (195 <i>4</i>)	F OUT TO
4	N1587 > C1952/a	R C3+R 10241955 80 319 1 cs_invv 195 NOT
	10 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD IOPAD 0
,	0 num_dcd_cyl&0(1)	. D.CQ1B: :::::::1024 - 1000
- · · · · · · · · · · · · · · · · · · ·	> BOX679/IN	R C3+R 1024 -1955 80 319 1 PI 0
144	num_dcd_cyl(1)	R C3+R 1024 -1955 60 010
	num_dcd_cyl(1)	
		F C3+R 2644 -1645 2362 1011 1 PO 0
	2 dcd_succ_last_t1	0
	dcd_succ_last_t1	999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
	> BOX714/OUT	, = -
	0 dcd_succ_last_t1> BOX714/IN	F C3+R 2644 -1645 2362 1011 1101718
	0_dcd_succ_last_t1&0	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
	> C167/y 0 dcd_succ_last_t1&0	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
	> C167/a 1436 N675	R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
	>{a} C2738/y	76 159 3 cs nnd2n 14b NAND
	0 N675 > C2738/b	170 0 co nad2n 14e NAND
	56 N1692 >{b} C2725rwr/y	F COTIL 119-
	0 N1692 > C2725rwr/a	R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
	56 N1479 >{c} C2721rwr/y	R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b NAND
	0 N1479	F C3+R 994 -1645 125 95 2 cs_nnd3n 12b NAND
	> C2721rwr/c 102 N1497	
	102 141-701	

>{d} C2709rwr/y 0 N1497	F C3+R 994 -1645 125 95 2 cs_nor3n 10e NOR
> C2709rwr/c 96 N1781	R C3+R 898 -1645 137 68 2 cs_nor3n 10e NOR
>{e} C2885/y 0 N1781	R C3+R 898 -1645 137 68 2 cs_nnd4n 10c NAND
> C2885/d 73 N1997	F.C3.P. 205 45.5
>{f} C2886/y 0 N1997	E C3 I P. COS. AND
> C2886/a 23 op_serialize&0	P. CO. D
> BOX638/OUT	14C NAND
0 op_serialize&0 > BOX638/IN	P.CO. D. CO. D.
op_serialize > op_serialize	002 1043 80 124 2 IOPAD IOPAD 0
op_serialize 	R C3+R 802 -1645 80 124 2 PI 0
 3 iu_reset op c ti	
iu_reset_op_c_t1 RAT	R C3+R 2431 -1432 3912 1011 1 PO 0
DOVE	999
0 iu_reset_op_c_t1	999 R C3+R 2431 -1432 3912 1011 1 IOPAD IOPAD
O ill reset on a 4400	R C3+R 2431 -1432 2012 4044 0125
>{a} C2393/v	1044 3 IOPAD IOPAD
	the state of the s
1958 abfonct 6	F C3+H 473 -1432 78 127 2
gbfocell_6/y gbfonet_6	F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
64 N2031	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT
>{b} C2162/y 0 N2031	R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
> C2162/b 107 rcvry_reset_q	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
> rcvry_reset.reg n.lat 0/l2 out	1
> rcvry_reset_reg_n_lat_0/o2	57 49 3 cl_invvn 07d SRL
140 Slow_mode.c2 1	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> slow_mode.clockblock/c2 0 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 ch alk 22 4 4 00
51 NET1056	F C3+R 2675 -1366 103 92 3 cl_invvn 07c SRL
Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4	F C3- 160 60 238 14 cl_invvn 07c
>{a} BOX789/y 0 NET1056	F C3+R 2675 -1366 103 92 3 cs_nnd3z 07c NAND
> BOX789/b 55 NET1054	R C3+R 2620 -1366 139 36 1 cs_nnd3z 07c NAND
	= OLG IAMIND

>{b} BOX785/y	R C3+R	2620 -1366 139 36 1 cs_nnd2f 03c NAND
0 NET1054 > BOX785/a	F C3+R	2542 -1366 116 19 1 cs_nnd2f 03c NAND
78 N1866		
>{c} C2555/y	F C3+R	2542 -1366 116 19 1 cs_ao12n 03c AOI
0 N1866 > C2555/b	R C3+R	2431 -1366 3912 1044 3 cs_ao12n 03c AOI
110 iu_reset_op_c_t1&0	5 00 D	0.404 4.400 0040 4044 0
>{d} C2393/y 0 iu_reset_op_c_t1&0	R C3+R	2431 -1432 3912 1044 3 cs_nnd2n 02c NAND
> C2393/a	FC3+R	473 -1432 78 137 3 cs_nnd2n 02c NAND
1958 gbfonet_6	- Co. D	473 -1432 78 137 3 cs_invvn 09c NOT 0
> gbfocell_6/y gbfonet_6	r Co+n	4/3 -1432 /6 13/ 3 CS_IIIVVII 09C NOT 0
> gbfocell_6/a	R C3+R	410 -1432 217 43 1 cs_invvn 09c NOT
64 N2031 >{e} C2162/y	B C3±B	410 -1432 217 43 1 cs_nnd3n 02c NAND
0 N2031	11 00111	410 1402 217 10 1 00_IIIIdoN 020 17/415
> C2162/b	FC3+R	303 -1432 57 49 3 cs_nnd3n 02c NAND
107 rcvry_reset_q> rcvry_reset_req_n.lat_0/l2_ou	tin F	C3+R" 303" -1432 57 49 3 cl_invvn 07d SRL
0 rcvry_reset_q		
> rcvry_reset.reg_n.lat_0/c2 143 slow_mode.c2_1	H C3	3+ 160 N/C60 222 13 cl_invvn 07d SRL
> slow_mode.clockblock/c2	Re	3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1		

2675 -1366 103 92 3 cl_invvn 07c SRL 5 local_milli_t1.reg_n.lat_0/a FC3+R 51 NET1056 F C3- . 160 60 238 14 cl_invvn 07c Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4 F C3+R _ 2675_ -1366 103 ---->{a} BOX789/y 0 NET1056 RC3+R 2620 -1366 139 ----> BOX789/b 55 NET1054 139 36 1 cs_nnd2f 03c NAND RC3+R 2620 -1366 ---->{b} BOX785/y 0 NET1054 19 1 cs_nnd2f FC3+R 2542 -1366 116 03c NAND ----> BOX785/a 78 N1866 FC3+R 2542 -1366 116 19 1 cs_ao12n 03c AOI ---->{c} C2555/y 0 N1866 2431 -1366 3912 1044 3 cs_ao12n 03c AOI ----> C2555/b RC3+R 110 iu_reset_op_c_t1&0 3912 1044 3 cs_nnd2n 02c NAND RC3+R 2431 -1432 ---->{d} C2393/y 0 iu_reset_op_c_t1&0 FC3+R 473 -1432 78 137 3 cs_nnd2n 02c NAND ----> C2393/a 1958 gbfonet_6 0 FC3+R 473 -1432 137 3 cs_invvn 09c NOT ----> gbfocell_6/y gbfonet_6 217 43 1 cs_invvn 09c NOT RC3+R 410 -1432 ----> gbfocell_6/a 64 N2031 217 43 1 cs_nnd3n 02c NAND RC3+R 410 -1432 ---->{e} C2162/y 0 N2031 FC3+R ----> C2162/b 303 -1432 57

	0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2 143 slow_mode.c2_1> slow_mode.clockblock/c2 0 slow_mode.c2_1	_n F C3+R 303 -1432 57 49 3 cl_invvn 07d SRL R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	6 local_milli.reg_n.lat_0/a 51 NET1056 Setup local_milli.reg_n.lat_0/c1 slow_mode.c1_2>{a} BOX789/y 0 NET1056> BOX789/b 55 NET1054>{b} BOX785/y 0 NET1054	F C3+R 2675 -1366 103 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2675 -1366 103 92 3 cs_nnd3z 07c NAND R C3+R 2620 -1366 139 36 1 cs_nnd3z 07c NAND R C3+R 2620 -1366 139 36 1 cs_nnd2f 03c NAND
	78 N1866 >{c} C2555/y	F C3+R 2542 -1366 116 19 1 cs_nnd2f 03c NAND F C3+R 2542 -1366 116 19 1 cs_ao12n 03c AOI R C3+R 2431 -1366 3912 1044 3 cs_ao12n 03c AOI
	>{d} C2393/y 0_iu_reset_op_c_t1&0 >C2393/a	R C3+R 2431 -1432 3912 1044 3 cs_nnd2n 02c NAND F C3+R 473 -1432 78_ 137 3 cs_nnd2n 02c NAND F C3+R 473 -1432 78 137 3 cs_invvn 09c NOT 0
	gbfonet_6 > gbfocell_6/a 64 N2031 >{e} C2162/y 0 N2031	R C3+R 410 -1432 217 43 1 cs_invvn 09c NOT R C3+R 410 -1432 217 43 1 cs_nnd3n 02c NAND
	> C2162/b 107 rcvry_reset_q> rcvry_reset.reg_n.lat_0/l2_out_ 0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2	F C3+R 303 -1432 57 49 3 cs_nnd3n 02c NAND
	143 slow_mode.c2_1> slow_mode.clockblock/c2 0 slow_mode.c2_1 7 local_milli_t2.reg_n.lat_0/a	
	5 NET1056 Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056	
	> BOX789/a 80 N639 >{b} C2466/y 0 N639	F C3+R 2511 -1236 107 32 1 cs_nnd3z 07c NAND F C3+R 2511 -1236 107 32 1 cs_nnd2n 02c NAND

> C2466/b	R C3+R	2431 -1236	3912 1	044 3 cs_nnd2	n 02c NAND
80 iu_reset_op_c_t1&0 >{c} C2393/y	R C3+R	2431 -1432	3912 1	1044 3 cs nnd	2n 02c NAND
0 iu_reset_op_c_t1&0		2101 1102	0012	,	
> C2393/a	FC3+R	473 -1432	78 13	7 3 cs_nnd2n	02c NAND
1958 gbfonet_6			=0 40	7 0	00- NOT 0
> gbfocell_6/y	FC3+R	473 -1432	78 13	7 3 cs_invvn	09c NOT 0
gbfonet_6> gbfocell_6/a	R C3+R	410 -1432	217 (13 1 cs_invvn	09c NOT
64 N2031	11 00+11	410 -1402	217	0 1 05_1114411	0001101
>{d} C2162/y	R C3+R	410 -1432	217	43 1 cs_nnd3n	02c NAND
0 N2031		-		•	
	FC3+R	303 -1432	57 49	3 cs_nnd3n	02¢ NAND
107 rcvry_reset_q	- F/	20. D 202	1422	E7 40 2 oli	nun O7d SBI
> rcvry_reset.reg_n.lat_0/l2_out_	_n = (J3+H 303	-1432	5/ 49 3 CI_I	IIVVII U/U SHL
0 rcvry_reset_q > rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N	I/C 60	222 13 cl inv	vn 07d SRL
1.42 claw mode c2 1			•		
> slow mode clockblock/c2	RC	3+ 160	N/C 60) 222 13 cb_c	lk_32_1 LCB
0 slow_mode.c2_1				_	
8 local_milli_t1.reg_n.lat_0/a		R 2591 -1:		5 92 3 cl inv	vn 07c SRL
5 NFT1056				المحادث والمعيا	•
Setup local_milli_t1.reg_n.lat_0/c1	FC	3- 160	60	238 14 cl_invvi	n 07c
1000 1 1 1					
1200 slow_mode.c1_4 >{a} BOX789/y	R C3+R	-2591 123	6165	- 92 3 cs_nnd3	3z07c NAND
0 NET1056 BOX789/a					
BOX789/a	F C3+R	2511 -1236	107	32 1 cs_nna3	Z U/C NAND
80 N639 >{b} C2466/y	E C3 · B	2511 -1236	107	32 -1-ce- nnd2r	n 02c NAND
0 N639	r.co±n	2311 -1230	107	02 : 1. 03_11ijūzi.	020,147,1140
COACCID	R C3+R	2431 -1236	3912 1	044 3 cs_nnd2	n 02c NAND
80 iu_reset_op_c_t1&0					* *
>(0) 02000/	R C3+R	2431 -1432	3912	1044 3 cs_nnd	2n 02c NAND
0 iu_reset_op_c_t1&0			 10	- 0 10	OO - NIAND
> C2393/a	FC3+R	473 -1432	7813	73 cs_nnd2n	U2C NAND
1958 gbfonet_6	F C3+R	472 1422	70 10	7 2 ce invan	09c NOT 0
> gbfocell_6/y gbfonet_6	r Co+n	4/3 -1432	70 13	77 3 C3_IIIVVII	0901101
> gbfocell_6/a	R C3+R	410 -1432	217	43 1 cs_invvn	09c NOT
64 N2031		,,,,			
>{d} C2162/y	R C3+R	410 -1432	217	43 1 cs_nnd3n	02c NAND
0 N2031				•	
> C2162/b	F C3+R	303 -1432	57 49	9. 3 cs_nnd3n	02c NAND
107 rcvry_reset_q	_			40.0.1	
> rcvry_reset.reg_n.lat_0/l2_out	_n F	C3+R 303	-1432	5/ 49 3 CI_	invvn 07d SRL
0 rcvry_reset_q	D C). 160 N	WC 60	222 13 cl_inv	wo 07d SRI
	R C	3+ 160 N	w 00	ححد ای ۱۵ ۱۱۱۷	VII UIU ONL
143 slow_mode.c2_1> slow_mode.clockblock/c2	B.C	:3+ -160	N/C 6	0 222 13 cb_c	dk 32 1 LCB
0 slow_mode.c2_1	110	701			
5 51517_11.545.0E_1					

	5 NET1056						
	Setup local_milli.reg_n.lat_0/c1	F C3-	160	60 23	8 14 cl invvn	07c 12	00
	slow_mode.c1_2			70 20	0 1 1 01_111111	0,0 12	.00
	>{a} BOX789/y	R C3+R	2591 -1236	165	92 3 cs_nnd3	z 07c NAND)
	0 NET1056						
	> BOX789/a	F C3+R	2511 -1236	107 3	2 1 cs_nnd3z	07c NAND	
	80 N639						
	>{b} C2466/y	FC3+R	2511 -1236	107 32	2 1 cs_nnd2n	02c NAND	
	0 N639						
	> C2466/b	R C3+R 2	2431 -1236	3912 10	44 3 cs_nnd2i	n 02c NAND)
	80 iu_reset_op_c_t1&0 >{c} C2393/y	D CO. D	0404 4400	0040 40			
	0 iu_reset_op_c_t1&0	R C3+R	2431 -1432	3912 10	44 3 cs_nnd2	n 02c NANE)
	> C2393/a	F C3+R	472 ₋ 1422	70 107	0 00 mmd0m	OO- NAND	
	1958 gbfonet_6	1 00+11	473 -1432	70 137	3 CS_nnu2n	UZC NAND	
	> gbfocell_6/y	F C3+R	473 -1432	78 137	3 ce invara	OO NOT	0
	gbfonet_6	. 00111	170 1702	70 107	3 C3_IIIVVII	OSC NOT	0
	> gbfocell_6/a	R C3+R	410 -1432	217 43	1 cs invvn	09c NOT	*
*				10	. 00	330 110 1	
A magain	64 N2031 >{d} C2162/y	R C3+R	410 -1432	217 43	1 cs nnd3n	02c NAND	•
	0 N2031	,					* * * * * * * *
	> C2162/b	F C3+R 3	303 -1432	57 49	3 cs_nnd3n (02c NAND	
	107 rcvry_reset_q		. 4				*
The second secon	> rcvry_reset.reg_n.lat_0/l2_ou	t_n F C3	+R 303 -	1432 5	7 49 3 cl_in	vvn 07d SR	L The state of the
	0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2	D Co.	400 N/C			المراجع والأراجع	x
A service of	1/3 clow mode of 1					difference and	·
	> slow_mode.clockblock/c2	B C3-	ا 160 N	/C 60	222 12 ch. oll		7 - 1
. , , , , , , , , , , , , , , , , , , ,		11 00	100 14/		222 13 CD_CIP	1_32_I LUD	. *
177	0 slow_mode.c2_1				The second secon	1	
	0 slow_mode.c2_1					talian	
	10 iu_reset_op_c_t1					0	
	10 iu_reset_op_c_t1	F C3+R	2130 -1131	2719	1011 1 PO	0	e e e e e e e e e e e e e e e e e e e
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT	F C3+R 999	2130 -1131	2719	1011 1 PO 0		
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT	F C3+R	2130 -1131	2719	1011 1 PO 0		
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1	F C3+R 999 F C3+R	2130 -1131 2130 -1131	2719 I 2719	1011 1 PO 0 1011 1 IOPAE	0 D IOPAD	
		F C3+R 999	2130 -1131 2130 -1131	2719 I 2719	1011 1 PO 0 1011 1 IOPAE	0 D IOPAD	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0	F C3+R 999 F C3+R F C3+R	2130 -1131 2130 -1131 2130 -1131	2719 I 2719 2719 10	0 1011 1 PO 1011 1 IOPAE 044 3 IOPAD	0 D IOPAD IOPAD	
		F C3+R 999 F C3+R F C3+R	2130 -1131 2130 -1131	2719 I 2719 2719 10	0 1011 1 PO 1011 1 IOPAE 044 3 IOPAD	0 D IOPAD IOPAD	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y	F C3+R 999 F C3+R F C3+R	2130 -1131 2130 -1131 2130 -1131 2130 -1131	2719 I 2719 2719 10 2719 10	0 1011 1 PO 1011 1 IOPAD 044 3 IOPAD 14 3 cs_nnd2r	0 IOPAD IOPAD	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6	F C3+R 999 F C3+R F C3+R	2130 -1131 2130 -1131 2130 -1131	2719 I 2719 2719 10 2719 10	0 1011 1 PO 1011 1 IOPAD 044 3 IOPAD 14 3 cs_nnd2r	0 IOPAD IOPAD	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y	F C3+R 999 F C3+R F C3+R F C3+R 2	2130 -1131 2130 -1131 2130 -1131 2130 -1131	2719 I 2719 2719 10 2719 104 118 137	0 1011 1 PO 1011 1 IOPAL 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n	0 IOPAD IOPAD 1 O2c NAND 02c NAND	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R	2130 -1131 2130 -1131 2130 -1131 2130 -1131 151 -1131	2719 2719 2719 10 2719 104 118 137 118 137	0 1011 1 PO 1011 1 IOPAL 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n 3 cs_invvn	O IOPAD IOPAD 1 02c NAND 02c NAND 09c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R	2130 -1131 2130 -1131 2130 -1131 2130 -1131 151 -1131	2719 2719 2719 10 2719 104 118 137 118 137	0 1011 1 PO 1011 1 IOPAL 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n	O IOPAD IOPAD 1 02c NAND 02c NAND 09c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 81 N2031	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131	2719 2719 2719 10 2719 10 118 137 118 137 158 43	0 1011 1 PO 1011 1 IOPAD 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n 3 cs_invvn 1 cs_invvn (O IOPAD IOPAD O2c NAND O2c NAND O9c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 81 N2031>{b} C2162/y	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131	2719 2719 2719 10 2719 10 118 137 118 137 158 43	0 1011 1 PO 1011 1 IOPAL 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n 3 cs_invvn	O IOPAD IOPAD O2c NAND O2c NAND O9c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 81 N2031>{b} C2162/y 0 N2031	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R F C3+R F C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131	2719 1 2719 2719 10 2719 10 118 137 118 137 158 43	1011 1 PO 0 1011 1 IOPAE 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n 3 cs_invvn 1 cs_invvn 1 cs_nnd3n	O IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 81 N2031>{b} C2162/y 0 N2031> C2162/b	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R F C3+R F C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131	2719 1 2719 2719 10 2719 10 118 137 118 137 158 43	0 1011 1 PO 1011 1 IOPAD 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2n 3 cs_invvn 1 cs_invvn (O IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/y 0 reset_op_c_t1&0> gbfocell_6/y 0 reset_op_c_t1&0> C2162/y 0 N2031> C2162/b 81 rcvry_reset_q	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131	2719 1 2719 2719 10 2719 10 118 137 118 137 158 43 158 43 46 49 3	1011 1 PO 0 1011 1 IOPAE 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2r 3 cs_invvn 1 cs_invvn 1 cs_nnd3n 3 cs_nnd3n	O IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT O2c NAND	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/y 0 reset_op_c_t1&0> c2162/y 0 N2031> C2162/b 81 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_out	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131	2719 1 2719 2719 10 2719 10 118 137 118 137 158 43 158 43 46 49 3	1011 1 PO 0 1011 1 IOPAE 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2r 3 cs_invvn 1 cs_invvn 1 cs_nnd3n 3 cs_nnd3n	O IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT O2c NAND	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 81 N2031>{b} C2162/y 0 N2031> C2162/b 81 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_out 0 rcvry_reset_q	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 4 F C3+R 5 C3+R 6 C3+R 7 C3-R	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131 370 -1131 290 -1131	2719 2719 2719 10 2719 118 137 118 137 158 43 158 43 46 49 1131 46	0 1011 1 PO 0 1011 1 IOPAL 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2r 3 cs_invvn 1 cs_invvn 1 cs_invvn 1 cs_nnd3n 3 cs_nnd3n 6 49 3 cl_in	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND O2c NAND O2c NAND O2c NAND	
	10 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1679 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/y 0 reset_op_c_t1&0> c2162/y 0 N2031> C2162/b 81 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_out	F C3+R 999 F C3+R F C3+R 2 R C3+R 4 R C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7 F C3+R 7	2130 -1131 2130 -1131 2130 -1131 2130 -1131 451 -1131 451 -1131 370 -1131	2719 2719 2719 10 2719 118 137 118 137 158 43 158 43 46 49 1131 46	1011 1 PO 0 1011 1 IOPAE 044 3 IOPAD 14 3 cs_nnd2r 3 cs_nnd2r 3 cs_invvn 1 cs_invvn 1 cs_nnd3n 3 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND O2c NAND O2c NAND O2c NAND	

0 slow_mode.c2_1 > measure The model <IDCDSUC> has: 122 Primary Inputs 73 **Primary Outputs** 0 **Primary BIDIs** 1142 Signals Gate Count 919 1757 Connections ... Master REG Bits 83 Slave REG Bits 83 Internal Area 4655 External Area 0

0.523051

1.538529

5.065288

0.010915

1757

0.000000

R-E-A-LS-T-A-T-I-S-T-I-C-S***

Cell Total Each Cell

Gates/Connects Fanout Count

Average Fanout

Power

Avg Tech Box Size =

Tech Box Size Stddev =

Each	Cell										
Type C	Int Boxname	Power	Leve	el Funct	tion	Int	Ext	Power	r Int	Ext	Power

6	cs_ao22n03c	03c	>	AOI	6	0	0.000	36		0.000	
2	cs_ao12n03c	 03c	>	AOI	4	0	0.000	8	0 (0.000	
1	cs_ao12n10c	10c	>	AOI	12	0	0.000		0	0.000	
1	cs_ao22n04c	04c	>	AOI	6	0	0.000	6	0 (0.000	
1	cs_ao22n10c	10c	>	AOI	18	0	0.000		0	0.000	
1	cs_ao12n05c	05c	>	AOI	6	0	0.000	6		0.000	
180	BRKPT	>	В	RKPT	0	0	0.000	0		0.000	
195	IOPAD	>	IC		0		0.000	_		.000	
144	cs_nnd2n02c	02c	>	NANI		3	0.0				000
17	cs_nnd2n04c	04c	>	NAND		3	0.00				
1	cs_nnd2n10c	10c	>	NAND			0.00	0 8	0	0.000	
4	cs_nnd2n12c	12c	>	NAND	1	2	0.0				
19	cs_nnd3n02c	02c	>	NAND		-	0.0	00 7	6 0		
3	cs_nnd2n03c	03c	>	NAND			0.00	0 9	0	0.000	
5	cs_nnd4n03c	03c	>	NAND	5	5 (0.00				
2	cs_nnd3n03c	03c	>	NAND	. 4	4 (0.00	8 00	0	0.000	
3	cs_nnd2n11c	11c	>	NAND	1	1	0.0	00 3	3 (
6	cs_nnd2n14c	14c	>	NAND	1	9	0.0			0.0	
1	cs_nnd2n13c	13c	>	NAND	1	5	0.0	00 1	5 (0.00	00
1	cs_nnd3n07c	07c	>	NAND	• 6	6 (0.00	00 6	0	0.000)

```
2
     cs nnd2n14e
                               14e
                                           NAND
                                                   19
                                                        0
                                                            0.000
                                                                             0.000
                                                                    38
                                                                          0
 2
     cs_nnd2n07c
                               07c
                                     >
                                          NAND
                                                   4
                                                        0
                                                           0.000
                                                                    8
                                                                        0
                                                                           0.000
 1
     cs_nnd2n14b
                               14b
                                          NAND
                                     >
                                                   20
                                                        0
                                                            0.000
                                                                    20
                                                                         0
                                                                             0.000
 1
     cs nnd3n12b
                               12b
                                     >
                                          NAND
                                                   22
                                                        0
                                                            0.000
                                                                    22
                                                                         0
                                                                            0.000
 2
     cs_nnd4n10c
                               10c
                                          NAND
                                     >
                                                   20
                                                        0
                                                           0.000
                                                                    40
                                                                         0
                                                                            0.000
 1
     cs nnd2n08c
                               08c
                                     >
                                          NAND
                                                   7
                                                        0
                                                           0.000
                                                                    7
                                                                        0
                                                                           0.000
 2
     cs_nnd3n05c
                               05c
                                     >
                                          NAND
                                                   6
                                                           0.000
                                                        0
                                                                   12
                                                                        0
                                                                           0.000
 1
     cs_nnd2n05c
                               05c
                                     >
                                          NAND
                                                   4
                                                           0.000
                                                                   4
                                                                           0.000
                                                        0
                                                                        0
     cs_nnd3n10c
 1
                               10c
                                          NAND
                                     >
                                                   12
                                                        0
                                                           0.000
                                                                   12
                                                                         0
                                                                            0.000
 1
     cs_nnd2f03c
                              03c
                                    >
                                          NAND
                                                   4
                                                       0
                                                          0.000
                                                                   4
                                                                       0
                                                                           0.000
 1
     cs nnd3z07c
                                                  10
                               07c
                                     >
                                          NAND
                                                        0
                                                           0.000
                                                                   10
                                                                         0
                                                                            0.000
 2
     cs nnd4v06c
                               06c
                                     >
                                          NAND
                                                   8
                                                       0
                                                          0.000
                                                                   16
                                                                        0
                                                                           0.000
 8
     cs_nor2n02c
                              02c
                                          NOR
                                                  3
                                    >
                                                      0
                                                          0.000
                                                                 24
                                                                       0
                                                                          0.000
 3
     cs_nor2n04c
                              04c
                                    >
                                          NOR
                                                  3
                                                          0.000
                                                      0
                                                                  9
                                                                       0
                                                                          0.000
 1
     cs_nor3n03c
                              03c
                                          NOR
                                    >
                                                  4
                                                      0
                                                          0.000
                                                                  4
                                                                       0
                                                                          0.000
 1
     cs_nor2n12c
                              12c
                                          NOR
                                    >
                                                 12
                                                       0
                                                          0.000
                                                                        0
                                                                  12
                                                                           0.000
 1
     cs_nor3n10e
                              10e
                                          NOR
                                                       0
                                    >
                                                  16
                                                          0.000
                                                                  16
                                                                        0
                                                                           0.000
 1
     cs_nor2n11c
                              11c
                                          NOR
                                                  11
                                                       0
                                    >
                                                          0.000
                                                                  11
                                                                        0
                                                                           0.000
60
     cs_invvn01c
                              01c
                                          NOT
                                                  2
                                    >
                                                      0.
                                                         0.000
                                                                 120
                                                                        0
                                                                           0.000
     cs_invvn11c
4
                            __11c
                                         NOT
                                                                      0.000
                                    >
                                                 6.
                                                      0 .
                                                         0.000
                                                                 24
7
     cs_invvn10c.
                              10c
                                    >
                                         NOT
                                                .. 4
                                                      0
                                                         0.000
                                                                 28
                                                                      0.000
21
     cs_invvn12c
                              12c
                                    >
                                          NOT
                                                 6
                                                      0
                                                         0.000
                                                                 126
                                                                        0
                                                                           0.000
6
     cs_invvn09c
                              09c
                                    >
                                         NOT
                                                 4
                                                      0
                                                         0.000
                                                                 24
                                                                      0
                                                                          0.000
50
     cs invvn07c
                              07c
                                   .. >.
                                          NOT
                                                ..2
                                                      0.000
                                                                -100---0
                                                                           0.000
5
     cs_invvn15c
                              15c
                                   _ >.
                                         NOT
                                                 10.
                                                    0.000 50
                                                                       0
                                                                          0.000
     cs_invvn13c
                           ---13c
                                  -..>
                                         NOT 8
                                                     0 - 0.000 - 48 - 0
                                                                          0.000
     cs invvv19b
                              19b
                                   >
                                         NOT
                                                28
                                                    0 0.000 28
                                                                       0
                                                                          0.000
6
     cs_invvn06c
                              06c
                                   ·>``
                                         NOT
                                                 2
                                                     0
                                                         0.000 12 0
                                                                          0.000
4
     cs_invvn08c
                             08c-->
                                         NOT
                                                 4
                                                     0
                                                         0.000 = 16
                                                                      0
                                                                          0.000
5
     cs_invvn02c
                             -02c
                                         NOT
                                                 2
                                                     0
                                                         0.000
                                                               - 10
                                                                      0
                                                                          0.000
3.
     cs invvn14c
                             14c
                                         NOT
                                                 8
                                                     0
                                                         0.000
                                                                24
                                                                      0.
                                                                         0.000
10
     cs_invvn04c
                              04c
                                         NOT
                                                --2
                                                      0
                                   >
                                                        0.000
                                                                 20
                                                                      0
                                                                          0.000
8
     cs_invvn05c
                             05c -
                                         NOT
                                                 2
                                   >
                                                     0
                                                         0.000
                                                                      0
                                                                 16
                                                                          0.000
1
     cs_invvn19c
                              19c
                                         NOT
                                                25
                                   >
                                                      0
                                                         0.000
                                                                 25
                                                                      0
                                                                          0.000
1
     cs_invvn16c
                              16c
                                         NOT
                                                14
                                   >
                                                      0
                                                         0.000
                                                                 14
                                                                      0
                                                                          0.000
1
     cs_invvn01e
                             01e
                                         NOT
                                                 2
                                                      0
                                    >
                                                         0.000
                                                                 2
                                                                      0
                                                                         0.000
2
     cs_oa21n10c
                              10c
                                   ... >
                                          OAI
                                                14
                                                      0
                                                         0.000
                                                                 28
                                                                       0
                                                                          0.000
1
     cs_oa22n10c
                              10c
                                          OAI
                                                18
                                                      0
                                                         0.000
                                                                 18
                                                                       0
                                                                          0.000
22
     cl_invvn07d
                             07d
                                         REG
                                                25
                                                      0
                                                         0.000
                                                                 550
                                                                       0
                                                                           0.000
12
     cl invvn07c
                             07c
                                   >
                                         REG
                                                25
                                                         0.000
                                                      0
                                                                300
                                                                       0
                                                                          0.000
18
     cl_nnd2n07c
                              07c
                                    >
                                          REG
                                                 26
                                                       0
                                                          0.000
                                                                 468
                                                                        0
                                                                           0.000
1
     cl invvn05c
                             05c
                                                        0.000
                                         REG
                                                25
                                                     0
                                   >
                                                                25
                                                                      0
                                                                         0.000
8
     cl ao22n07c
                             07c
                                         REG
                                                33
                                                      0
                                   >
                                                         0.000
                                                                264
                                                                       0
                                                                           0.000
14
     cl_invvn06d
                             06d
                                         REG
                                                25
                                                      0
                                                         0.000
                                                                 350
                                                                       0
                                                                          0.000
1
     cl_invvn05d
                             05d
                                   >
                                         REG
                                                25
                                                     0
                                                         0.000
                                                                 25
                                                                      0
                                                                          0.000
2
     cl nnd3n07c
                             07c
                                         REG
                                                29
                                   >
                                                      0
                                                         0.000
                                                                 58
                                                                       0
                                                                          0.000
1
     cl_nor2n06c
                             06c
                                   >
                                         REG
                                                26
                                                      0
                                                         0.000
                                                                 26
                                                                      0
                                                                          0.000
1
     cl_ao21n07c
                             07c
                                   >
                                         REG
                                                30
                                                      0
                                                         0.000
                                                                 30
                                                                       0
                                                                          0.000
2
     cl invvn06c
                             06c
                                        REG
                                                25
                                                     0
                                   >
                                                        0.000
                                                                50
                                                                      0
                                                                         0.000
1
     cl_oa21n07c
                              07c
                                         REG
                                                 30
                                                      0
                                                         0.000
                                                                 30
                                                                       0
                                                                          0.000
1
     cb_mode block
                                Α
                                    > SEQUENTIAL
                                                      70
                                                           0
                                                              0.000
                                                                      70
                                                                            0.000
6
     cb clk 32 1
                                  > SEQUENTIAL
                                                   80
                                                         0
                                                           0.000
                                                                  480
                                                                          0.000
1
     cs_xbn2n01b
                              01b
                                         XNOR
                                                  8
                                                          0.000
                                    >
                                                       0
                                                                   8
                                                                       0
                                                                          0.000
1
     cs_xbo2n01d
                              01d
                                          XOR
                                                  8
                                    >
                                                      0
                                                         0.000
                                                                  8
                                                                      0
                                                                          0.000
```

The property of the second section of the section

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

# of	i	
Levels	Outp	out
0	1	*
1	55	50* plus *****
2	1	*
3	8	*****
4	1	*
10	3	***
11	1 -	*
12	3	***

The Histogram Of Paths From Primary Inputs Or Registers To Registers

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
6
              11
              3
        8
              3
        13
               3
        14
              16
        20
               1
       [End of measure]
       [measure]: Execution time was 0.6 seconds.
              > randsim q
       >>1: randsim( g );
              > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE OFF...
              > noncritical repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLA...
      repower: setting SCORE option to ALL.
      repower: setting LOWEST_NOT_EQUAL mode.
      repower: setting NO_VIOLATIONS option.
      -1955.13 Avg: -181.15
 maximum area for proto box IDCDSUC is 4655
-1955.13 Avg: -181.15
      -1955.13 Avg: -181.15
[noncritical]: noncritical applied to boxes with slack > 0.00
      [noncritical]: Number of boxes to process is 919.
[noncritical]: Number of boxes processed is 0.
-1955.13 Avg: -181.07
[BD-500026]: repower was applied 5 times.
[repower]: Execution time was 5.4 seconds.
> tc_parm MARGIN(10000000)
> bufmatch ESTIMATED,TWO_LEVEL,NO_VIOLATIONS.
      | >>]: Itorbox( dbufmatch(ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
| [BD-500000]: bufmatch CMVC version 1.30 compiled on Apr 13 1999 at 18:22:32
                                setting ESTIMATED option.
      setting TWO_LEVEL option.
      setting NO_VIOLATIONS option.
      -1955.13 Avg: -181.07
      [BD-500302]: 2 pins in 1 trees swapped, 9 trees tried
      -1955.13 Avg: -181.05
      [bufmatch]: Execution time was 0.1 seconds.
             > fanmatch {ACTUAL ,ONE_LEVEL,NO_VIOLATIONS}
      >>]: |torbox( dfanmatch(ACTUAL ,ONE_LEVEL,NO_VIOLATIONS) );
      setting ACTUAL option.
      setting ONE_LEVEL option.
      setting NO_VIOLATIONS option.
      -1955.13 Avg: -181.05
      [BD-500300]: 2 pins on 1 gates swapped.
      -1955.13 Avg: -181.08
      [fanmatch]: Execution time was 3.6 seconds.
               > get_default_delay_synlimit
                > tc_parm OFFSET(0)
              > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
      [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
      [tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
      [tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
```

```
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: =============
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
        > quick tdual_correct(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
>>]: [quick]:( tdual_correct(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
-1955.13 Avg: -181.08
[tdual_correct]: CMVC version 1.8 compiled on Mar 31 1999 at 11:35:12.
[tdual_correct]: setting SCORE option to ALL.
[tdual_correct]: setting RE_POWER option.
[tdual_correct]: setting INC mode.
[tdual_correct]: setting NO_VIOLATIONS option.
-1955.13 Avg: -181.08
maximum area for proto box IDCDSUC is 4655
-1955.13 Avg: -181.08
Selected 398 critical boxes of 919 total.
[quick]: Number of boxes to process is 398.
[quick]: Number of boxes processed is 0.
-1955.13 Avg: -181.08
[tdual_correct]: applied 0 times
       > tc_parm OFFSET(0)
        > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
[tc parm]: ====
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
> reset_critical_slack_limit
-1955.13 Avg: -181.08
resetting the current slack to -1955.1339
         > critical tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATI...
critical( tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
-1955.13 Avg: -181.08
maximum area for proto box IDCDSUC is 4655
setting SCORE option to ALL.
setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1955.13 Avg: -181.08
ArrayNum: 6 ArrayMax: 919
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
         > tc_parm REGALL
         > repower_paths FUZZY(0.02)
initial slack is -1955
after repower paths slack is -1955
         > critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS), re...
 critical( repower(SCORE(ALL ),INC ,NO_VIOLATIONS),
 repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
 -1955.13 Avg: -181.08
 maximum area for proto box IDCDSUC is 4655
 repower: setting SCORE option to ALL.
 repower: setting INC mode.
```

```
repower: setting NO VIOLATIONS option.
     repower: setting SCORE option to ALL.
     repower: setting INC mode.
     repower: setting NO_VIOLATIONS option.
     -1955.13 Avg: -181.08
    ArrayNum: 6 ArrayMax: 919
    [BD-500026]: repower was applied 0 times.
    [repower]: Execution time was 0.1 seconds.
    [BD-500026]: repower was applied 0 times.
    frepowerl: Execution time was 0.1 seconds.
    [BD-502000]: Called transforms 12 times and applied 0 of them.
              > compare_critical_slack_limit
    -1955.13 Avg: -181.08
    comparing new slack -1955.1339 to saved slack -1935.5825
           > write_end_point_report -points 3 -paths 1
    [ET-0018]: >Begin...New EndPoint Report
            for file /tmp/end_point_report..92476.
    [ET-0019]: <End.....New Endpoint Report.
    Sun Apr 18 22:03:36 1999
Part : IDCDSUC
Mode : Late Mode / Nominal EDA EinsTimer EndPoint Report
  Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999

Min. Slack: -1.13427E+38

Sort Field: Slack

Cause of Slack

Abbreviation

Slack Continuation

Slack Continuation

Slack due to a point downstream on path
Slack Continuation
                             RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)
Required Arrival Time
   Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
   TIME)
    Clock Gating Setup
                              CIKGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
   ARRIVAL TIME + ADJUST )
     Clock Gating Hold
                              ClkGHld
                                          ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
    ARRIVAL TIME + ADJUST )
     Clock Tree Pulse Width
                                CIKTPW
                                             ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
    TRAILING EDGE)
     Setup
                                    ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                         Setup
    ADJUST)
     Hold
                         Hold
                                   ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
    ADJUST )
     EndOfCvcle
                            EndOfC
                                        ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
    ADJUST)
     ClockPulseWidth
                              ClkPW
                                         ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
    TRAILING EDGE)
     ClockSeparation
                             ClkSep
                                         ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
    ARRIVAL TIME + ADJUST )
                         ALTest
                                    ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
    CLOCK + ADJUST)
     Arrival Time Limiting
                             ATLimit
                                        Slack discontinuity due to failed test
      Num/
                                        LimitedAT/
                                                                             Delay/ Failed Test/
      Test PinName
                                        E Phase AT Slack Slew CL FO Cell
                                                                                      P Func T.Adi
    NetName
```

d ded even loot ti	R C3+R 2954 -1955 3847 1011 1 PO 0
1 dcd_succ_last_t1	11 00111 2304 1000 0017 1011 11 2
dcd_succ_last_t1 RAT	999 0
> BOX714/OUT	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	11 00111
> BOX714/IN	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0	
> C167/y	R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0	
> C167/a	F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
1862 N675	
>{a} C2738/y	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND
0 N675	
> C2738/a	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND
29 last_cycle	
>{b} C2487/y	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND
0 last_cycle	TO ALL MAND
> C2487/b	F C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND
29 N1587	
> C1952/y	F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0
N1587	B C3+B 1024 -1955 80 319 1 cs_invvv 19b NOT
, 0.00=0	R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
10 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
	R C3+R 1024 -1995 60 519 1.101.75
0 num_dcd_cyl&0(1) > BOX679/IN	R C3+R - 1024 -1955 80 319 1 IOPAD IOPAD 0
> BOX6/9/IN	H C34H 1024 -1935 60 616 1167715
13 13 12 13 14 V	No. 7 and 1
13 13 12 13 14 V	No. 7 and 1
num_dcd_cyl(1) > num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 Pl
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 Pl 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 Pl 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 Pl 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1	R C3+R 1024 -1955 80 319 1 Pl 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN	R C3+R 1024 -1955. 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675	R C3+R 1024 -1955. 80 319 1 Pl: 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675>{a} C2738/y	R C3+R 1024 -1955 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675>{a} C2738/y 0 N675	R C3+R 1024 -1955. 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b	R C3+R 1024 -1955. 80 319 1 Pl: 0 F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b 56 N1692	F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 Cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> (a) C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y	R C3+R 1024 -1955. 80 319 1 Pl 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> (a) C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y 0 N1692	F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 Cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a	F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 Cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 56 N1479	F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y 0 N1692> {c2725rwr/a 56 N1479> {c} C2721rwr/y	F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 PO 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 Cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1) 2 dcd_succ_last_t1 dcd_succ_last_t1> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1436 N675> {a} C2738/y 0 N675> C2738/b 56 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 56 N1479	F C3+R 2644 -1645 2362 1011 1 PO 0 999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND

102 N1497

>{d} C2709rwr/y 0 N1497	FC3+R	994 -1645	125	95 2 cs_nor3r	10e NOR
> C2709rwr/c	D CO. D	000 4045	40-		
96 N1781	R C3+R	898 -1645	137	68 2 cs_nor3n	10e NOR
>{e} C2885/y	D 00 - D	000 4045			
0 N1781	R C3+R	898 -1645	137	68 2 cs_nnd4n	10c NAND
	500 5				
> C2885/d	F C3+R	825 -1645	44 5	0 1 cs_nnd4n	10c NAND
73 N1997					
>{f} C2886/y	F C3+R	825 -1645	44 5	60 1 cs_nnd2n	14c NAND
0 N1997					
> C2886/a	R C3+R	802 -1645	80 1	24 2 cs_nnd2n	14c NAND
23 op_serialize&0					
> BOX638/OUT	R C3+F	802 -1645	5 80	124 2 IOPAD	IOPAD
0 op_serialize&0					
> BOX638/IN	R C3+R	802 -1645	80	124 2 IOPAD	IOPAD 0
op_serialize					
> op_serialize	R C3+R	802 -1645	80 1	24 2 PI	0
op_serialize					en de la companya de La companya de la co
> op_serialize op_serialize					
3 iu_reset_op_c_t1		en en en amerikan da en			and the second section of the second section of
3 iu_reset_op_c_t1	R C3+R	2431 -1432	3912	1011 1 PO	0
iu_reset_op_c_t1				and a second second	
RAT	999			0.	
iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0	R C3+R	2431 -1432	2 391	2 1011 1 IOPA	D IOPAD
0 iu_reset_op_c_t1		to the second se	a ()	T	
> BOX716/IN	R C3+R	2431 -1432	3912	1044 3 IOPAD	IOPAD
0 iu_reset_op_c_t1&0				المراجعة ا ولا المحمد المراجعة	
>{a}·C2393/y	R C3+R	2431 -1432	3912	1044 3 cs nnd2	n Ooc NAND
0 iu_reset_op_c_t1&0 > C2393/a		t - gim magwa		وسال م الوسط فيها شاسطان المراجعين الم	umen. Ordinar gretan, ya wake ay h awa iya
> C2393/a	F C3+R	473 -1432	78 13	37. 3 cs_nnd2n .:	02c NAND
1958 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a		The second of the second secon	rien .	en and the second second	
> gbfocell_6/y	F C3+R	473 -1432	78 10	37 3 cs_invvn	09c NOT 0
gbfonet_6				· · · · · · · · · · · · · · · · · · ·	
> gbfocell_6/a	R C3+R	410 -1432	217	43_1 cs_invvn	09c NOT
04 112031					
>{b} C2162/y	R C3+R	410 -1432	217	43 1 cs_nnd3n	02c NAND
0 112031					
> C2162/b	F C3+R	303 -1432	57 49	9 3 cs_nnd3n	02c NAÑD
107 rcvry_reset_q					
> rcvry_reset.reg_n.lat_0/l2_out	_n FC	3+R 303 -1	1432	57 49 3 cl_ir	vvn 07d SRL
0 rcvry_reset_q					
> rcvry_reset.reg_n.lat_0/c2	R C3+	160 N/C	60	222 13 cl_invv	n 07d SRL
143 slow_mode.c2_1				_	
> slow_mode.clockblock/c2	R C3	+ 160 N/	'C 60	222 13 cb_cll	k 32 1 LCB
0 slow_mode.c2_1					
		•			
> nextbox chklegal					

>>]: nextbox(chklegal);

[[]BD-40000]: chklegal CMVC version 1.2.1.12 compiled on Apr 8 1999 at 05:03:03

[[]BD-41212]: (E) Gate 'slow_mode.clockblock' is bound to cell 'cb_clk_32_1' which is not a proper parent. [BD-41212]: (E) Gate 'slow_mode.clockblock_1' is bound to cell 'cb_clk_32_1' which is not a proper parent.

[[]BD-41212]: (E) Gate 'slow_mode.clockblock_2' is bound to cell 'cb_clk_32_1' which is not a proper

```
parent.
[BD-41212]: (E) Gate 'slow_mode.clockblock_3' is bound to cell 'cb_clk_32_1' which is not a proper
[BD-41212]: (E) Gate 'slow_mode.clockblock_4' is bound to cell 'cb_clk_32_1' which is not a proper
parent.
[BD-41212]: (E) Gate 'slow_mode.clockblock_5' is bound to cell 'cb_clk_32_1' which is not a proper
parent.
[BD-41200]: No illegal DOT gates found.
[BD-41202]: No illegal pin drops found.
       > nextnet chklegal
>>1: nextnet( chklegal );
[BD-41206]: No illegal pin drops found.
[BD-41204]: No illegally dotted nets found.
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/late_area.tcl
         > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFF...
         > noncritical repower(SCORE(FAST),LOWEST_NOT_EQUAL,NO_VIOL...
repower: setting SCORE option to FAST.
repower: setting LOWEST_NOT_EQUAL mode.
repower: setting NO_VIOLATIONS option.
-1955.13 Avg: -181.08
maximum area for proto box IDCDSUC is 4655
-1955.13 Avg: -181.08
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 919.
[noncritical]: Number of boxes processed is 0.
[noncritical]: Number of boxes processed is 0.
-1955.13 Avg: -181.07
[BD-500026]: repower was applied 1 times.
[BD-500287]: score changed to OUT 0 of 0 times
[repower]: Execution time was 5.3 seconds.
         > bufmatch ESTIMATED,TWO_LEVEL,NO_VIOLATIONS
>>]: Itorbox( dbufmatch(ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
 -1955.13 Avg: -181.07
 [BD-500302]: 0 pins in 0 trees swapped, 9 trees tried
 -1955.13 Avg: -181.07
 [bufmatch]: Execution time was 0.1 seconds.
         > fanmatch {ACTUAL ,ONE_LEVEL,NO_VIOLATIONS}
 >>]: ltorbox( dfanmatch(ACTUAL ,ONE_LEVEL,NO_VIOLATIONS) );
 setting ACTUAL option.
 setting ONE_LEVEL option.
 setting NO_VIOLATIONS option.
 -1955.13 Avg: -181.07
 [BD-500300]: 0 pins on 0 gates swapped.
 -1955.13 Avg: -181.07
 [fanmatch]: Execution time was 3.6 seconds.
         > get_default_delay_synlimit
            > get_default_delay_synlimit
             > tc parm OFFSET(0)
           > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
 [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
```

```
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
              [tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
              [tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
              [tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
                        > quick tdual_correct(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
              >>]: [quick]:( tdual_correct(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
              -1955.13 Avg: -181.07
              [tdual_correct]: setting SCORE option to ALL.
              [tdual correct]: setting RE POWER option.
              [tdual_correct]: setting INC mode.
              [tdual_correct]: setting NO_VIOLATIONS option.
              -1955.13 Avg: -181.07
              maximum area for proto box IDCDSUC is 4655
              -1955.13 Avg: -181.07
              Selected 398 critical boxes of 919 total.
              [quick]: Number of boxes to process is 398.
[quick]: Number of boxes processed is 0.
          -1955.13 Avg: -181.07
                                           Taking a sample of the second and the second second
              [tdual_correct]: applied 0 times
                        ect]: applied 0 times
> tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
              [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
> compare_critical_slack_limit
        -1955.13 Avg: -181.07
             comparing new slack -1955.1339 to saved slack -1935.5825
              > get_default_synlimit
> get_default_synlimit
> get_default_synlimit
> get_default_synlimit
                       > get_default_synlimit
                       > get_default_synlimit
                       > get default synlimit
                       > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE OFF...
                       > noncritical onebuff(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_...
              [onebuff]: setting SCORE option to ALL.
              [onebuff]: setting RE_POWER option.
              [onebuff]: setting LOWEST mode.
              [onebuff]: setting WORST option.
              [onebuff]: setting NO_VIOLATIONS option.
              -1955.13 Avg: -181.07
              maximum area for proto box IDCDSUC is 4655
              -1955.13 Avg: -181.07
              [noncritical]: noncritical applied to boxes with slack > 0.00
              [noncritical]: Number of boxes to process is 919.
              [noncritical]: Number of boxes processed is 0.
              -1955.13 Avg: -181.07
              [onebuff]: was applied 0 times
                       > noncritical dinv(SCORE(ALL), RE_POWER, LOWEST, WORST, NO VIO...
               setting SCORE option to ALL.
               setting RE_POWER option.
```

```
setting LOWEST mode.
setting WORST option.
setting NO_VIOLATIONS option.
-1955.13 Avg: -181.07
maximum area for proto box IDCDSUC is 4655
-1955.13 Avg: -181.07
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 919.
[noncritical]: Number of boxes processed is 0.
-1955.13 Avg: -192.43
[BD-500500]: Moved 15 sinks and removed 10 inverters.
        > get_default_synlimit
        > get_default_synlimit
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/time_redund.tcl
          > is_parm no_tech_redund
            > str parm tqfs_effort
            > is parm no tech redund
            > is parm remove_redundant_regs ....
             > make_constants_in nonreg_only
         > ignore_trivial_expansions EQNVIEW
            > expansions_from_tib EQNVIEW
             > expansions_from_eqn EQNVIEW
             > copy_def_to_proto EQNVIEW
            > apply decide_boolean(EQNVIEW)
generated 1 paths in 70 milliseconds
 > apply Hstructure(TRULE_BASE_AUTOGEN)
generated 1 paths in 40 milliseconds
           > gen_nonreg_tib_expns TIB_EXPANSIONS
     > gen_norliey_uo_expris + io__...
> apply Hunstructure()
            > expandable_name
            > set_nochange
                 > constmod
             > is_parm keep_bad_pgroups
                 > bad_pgroups_expandable
                 > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
>>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
VIEW(TRULE_BASE_AUTOGEN)) );
>>1: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[BD-354200]: Selected 0 out of 909 objects as matching keyword criteria.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1132 signals, 909 usage boxes and 1747 connections.
[simple_expand]: Modfied 0 gates.
                 > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
>>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
```

```
VIEW(TIB_EXPANSIONS)));
 >>]: nextbox( SASname(RESTORE) );
 [synsasname]: Restored 0 BRKPT net names
 [synsasname]: Restored 189 REG and SEQUENTIAL output net names
 [synsasname]: Execution time was 0.0 seconds.
 [BD-354200]: Selected 0 out of 909 objects as matching keyword criteria.
 >>]: nextbox( SASname(PROTECT) );
 [synsasname]: Protected 180 BRKPT net names
 [synsasname]: Protected 189 REG and SEQUENTIAL output net names
 [synsasname]: Execution time was 0.0 seconds.
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                           The model has 1132 signals, 909 usage boxes and 1747 connections.
 [simple_expand]: Modfied 0 gates.
                     > headless
[headless]: Removed 0 boxes
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1132 signals, 909 usage boxes and 1747 connections.
                     > cleanse1
 Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                           The model has 1132 signals, 909 usage boxes and 1747 connections.
>>]: nextbox( invrem(),onein(),twoin() );
>>]: nexibox( inverin(), one in(), worn() ), using pattern information
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[BD-40501]: Changed o gates to involve.

[onein]: Execution time was 0.0 seconds.

[BD-40550]: Removed 0 redundant pins.

[twoin]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                           The model has 1132 signals, 909 usage boxes and 1747 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
                   > nochange
               > set_nochange
               > apply {Hstructure( TRULE_BASE AUTOGEN TIB EXPANSIONS)}
generated 1 paths in 60 milliseconds
               > rtolbox {Htgfsredund( 100 )}
>>]: rtolbox( Htgfsredund( 100 ) );
[BD-330500]: Out of 2359 faults found 0 redundancies, eliminated 0, could not decide 0 in 1 seconds.
               > apply Hunstructure()
               > nochange
              > DeleteAllProtosUnderView TIB_EXPANSIONS
[SRULE-17175]: Deleted 0 Proto Boxes
              > randsim q
>>]: randsim(q);
              > randsim q
```

```
>>]: randsim(q);
              > is_parm keep_bad_pgroups
               > copyinfo
               > fix_bad_pgroups
[BD-82400]: Added 0 terminators, deleted 0 pins and tied 0 pins.
              > basetype
>>]: nextbox_with_test( test_syn_hide(!HIDE_MAP),genmark );
[test_syn_hide]: Number of objects selected was 909 of 909 checked.
>>]: nextnet( geninv );
             > copyinfo
              > nextbox {mapprim, mapterm}
>>]: nextbox( mapprim, mapterm );
[mapprim]: Execution time was 0.0 seconds.
[BD-83600]: 0 terminators processed 0 dummy nets removed.
              > cleanse
Removed-0-boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 1132 signals, 909 usage boxes and 1747 connections.
>>]: nextbox( invrem(),onein(),twoin() );
using pattern information
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers:
[BD-40500]: Changed 0 normitive ting buriers.

[BD-40501]: Changed 0 gates to inverters.

[onein]: Execution time was 0.0 seconds.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.

[Stwoin]: Execution time was 0.0 seconds.
[twoin]: Execution time was 0.0 seconds.--
(cte): Removed 0 boxes.
ctej: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                           The model has 1132 signals, 909 usage boxes and 1747 connections.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 1132 signals, 909 usage boxes and 1747 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
              > nextbox tchname(NOERR)
>>]: nextbox( tchname(NOERR) );
NOERR option set
[BD-85300]: Looked at 909 gates, bound 0, 0 had hints.
[tchname]: Execution time was 0.0 seconds.
Pattern hint flag is inactive
              > cleanse
 Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                           The model has 1132 signals, 909 usage boxes and 1747 connections.
 >>]: nextbox( invrem(),onein(),twoin() );
 using pattern information
```

```
[BD-40600]: Removed 0 double inverters.
              [invrem]: Execution time was 0.0 seconds.
              [BD-40500]: Removed 0 noninverting buffers.
              [BD-40501]: Changed 0 gates to inverters.
             [onein]: Execution time was 0.0 seconds.
             [BD-40550]: Removed 0 redundant pins.
             [twoin]: Execution time was 0.0 seconds.
             [cte]: Removed 0 boxes.
             [cte]: Execution time was 0.0 seconds.
             [sweep]: sweep deleted 0 signals and 0 usage boxes.
                                    The model has 1132 signals, 909 usage boxes and 1747 connections.
             [cleanup]: 0 boxes disconnected
             [sweep]: sweep deleted 0 signals and 0 usage boxes.
                                    The model has 1132 signals, 909 usage boxes and 1747 connections.
             >>]: nextbox( twoin() );
             [BD-40550]: Removed 0 redundant pins.
             [twoin]: Execution time was 0.0 seconds.
                        > copyinfo
              > tiegen FOLIM(8)
                         > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),RE...
             [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
             [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
 [tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: _______
   [tc_parm]: ==========================[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
-112293175404835020000000000000000000000000000000
                         > reset_key_slack_limit TIME_REDUND
             -1955.13 Avg: -192.43
             resetting keyed current slack to -1955.1339
                          > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
             critical( tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS) );
             -1955.13 Avg: -192.43
             maximum area for proto box IDCDSUC is 4635
             setting SCORE option to ALL.
             setting ACTUAL option.
             setting TWO LEVEL option.
             setting NO_VIOLATIONS option.
             -1955.13 Avg: -192.43
             ArrayNum: 6 ArrayMax: 909
             [BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
             [tswap]: Execution time was 0.0 seconds.
             [BD-502000]: Called transforms 6 times and applied 0 of them.
                         > critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS)}
             critical( repower(SCORE(ALL ),INC ,NO_VIOLATIONS) );
            -1955.13 Avg: -192.43
            maximum area for proto box IDCDSUC is 4635
            repower: setting SCORE option to ALL.
            repower: setting INC mode.
            repower: setting NO_VIOLATIONS option.
```

```
-1955.13 Avg: -192.43
ArrayNum: 6 ArrayMax: 909
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
            > compare_key_slack_limit TIME_REDUND
-1955.13 Avg: -192.43
comparing keyed new slack -1955.1339 to keyed saved slack -1935.5825
            > delete key slack_limit TIME_REDUND
            > quick onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
>>]: [quick]:( onebuff(SCORE(ALL), RE_POWER, INC, NO_VIOLATIONS) );
-1955.13 Avg: -192.43
[onebuff]: setting SCORE option to ALL.
[onebuff]: setting RE_POWER option.
[onebuff]: setting INC mode.
[onebuff]: setting NO_VIOLATIONS option.
-1955.13 Avg: -192.43
maximum area for proto box IDCDSUC is 4635
[quick]: Number of boxes to process is 909.
[quick]: Number of boxes processed is 0.
-1955.13 Avg: -192.43
[onebuff]: was applied 0 times
            > quick dinv(SCORE(ALL), RE_POWER, INC, NO_VIOLATIONS)
>>]: [quick]:( dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
-1955.13 Avg: -192.43
setting SCORE option to ALL.
setting RE_POWER option.
setting INC mode.
setting NO_VIOLATIONS option.
-1955.13 Avg: -192.43
maximum area for proto box IDCDSUC is 4635
[quick]: Number of boxes to process is 909.
[quick]: Number of boxes processed is 0.
-1955.13 Avg: -188.21
[BD-500500]: Moved 5 sinks and removed 3 inverters.
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/opt_delay.tcl
              > syntrace
               > logic_report
Model Summary of Network 'IDCDSUC'
            Input Ports:
                          122
            Output Ports: 73
            Bidi Ports:
                         0
            Gates:
                        906
            Nets:
                        1127
            Connections: 1671
            Sequential Area: 2726
            Total Area:
```

Cell Distribution of Network 'IDCDSUC'

Count Cell Function Area TotalArea

1	cs_ao12n05c	AOI	6	6	
1	cs_ao22n04c	AOI	6	6	
1	cs_ao12n10c	AOI	12	12	
1	cs_ao22n10c	AOI	18	18	
2	cs_ao12n03c	AOI	4	8	
6	cs_ao22n03c	AOI	6	36	
180	BRKPT	BRKPT	0	0	
195	IOPAD	IOPAD	0	0	
17	cs_nnd2n04c		3	51	
3	cs_nnd2n11c	NAND	11	33	
1	cs_nnd2n05c	NAND	4	4	
1	cs_nnd2n08c	NAND	7	7	
2	cs_nnd3n05c	NAND	6	12	
6	cs_nnd2n14c	NAND	19	114	
. 1	cs_nnd2n10c	NAND	. 8	8	
2	cs_nnd4v06c	NAND	. 8	16	
<u>1</u>	cs_nnd2n13c	NAND	15	15	
1	cs_nnd3z07c	NAND	10	.10	
1	cs_nnd3n07c	NAND	6	6	en in the design and the control of
1	cs_nnd2f03c	NAND	4.	4	
4	cs_nnd2n12c	NAND	12	48	
	cs_nnd3n02c	- NAND	4	- 76	
2	cs_nnd2n14e	NAND	19	38	
144	cs_nnd2n02c		3	432	
3.1	cs_nnd2n03c	NAND	. 3		and the second s
ndán hasbhárá fás	cs_nnd3n10c-		12	12	
E					
and the state of t	-CS_IIIIU4IIU3C -	NAND		- 25	to the communication in the second of the se
	cs_nnd4n03c cs_nnd2n07c	NAND NAND		25 8	
			5 4 20	8	
2	cs_nnd2n07c	NAND	4	8	
2	cs_nnd2n07c cs_nnd2n14b	NAND NAND	4 20	8 20 8	
2 1 2	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c	NAND NAND NAND	20 4	8 20	
2 1 2 1	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b	NAND NAND NAND NAND	4 20 4 22	8 20 8 22	
2 1 2 -1 2	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c	NAND NAND NAND NAND NAND	4 20 4 22 20	8 20 8 22 40	
2 1 2 1 2 1 1 1 1	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c	NAND NAND NAND NAND NAND NOR	4 20 4 22 20 12	8 20 8 22 40 12	
2 1 2 1 2 1 1 1 1 1 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c	NAND NAND NAND NAND NAND NOR NOR	4 20 4 22 20 12 4	8 20 8 22 40 12 4	
2 1 2 1 2 1 1 1 1	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c	NAND NAND NAND NAND NOR NOR NOR NOR	4 20 4 22 20 12 4 16 3	8 20 8 22 40 12 4 16	
2 1 2 1 2 1 1 1 1 1 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c	NAND NAND NAND NAND NOR NOR NOR NOR NOR	4 20 4 22 20 12 4 16 3 3	8 20 8 22 40 12 4 16 24 9	
1 2 1 2 1 1 1 1 8 3 1 6	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c	NAND NAND NAND NAND NOR NOR NOR NOR NOR NOR NOR	4 20 4 22 20 12 4 16 3 3 11 8	8 20 8 22 40 12 4 16 24 9 11	
2 1 2 1 2 1 1 1 8 3 1 6 1	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvv19b	NAND NAND NAND NAND NOR NOR NOR NOR NOR NOR NOR	4 20 4 22 20 12 4 16 3 3 11 8 28	8 20 8 22 40 12 4 16 24 9	
1 2 1 2 1 1 1 1 8 3 1 6 1 7	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvv19b cs_invvn06c	NAND NAND NAND NAND NOR NOR NOR NOR NOR NOR NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8	8 20 8 22 40 12 4 16 24 9 11 48 28 14	
1 2 1 2 1 1 1 1 8 3 1 6 1 7	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvv19b cs_invvn06c cs_invvn08c	NAND NAND NAND NAND NOR NOR NOR NOR NOR NOR NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2	8 20 8 22 40 12 4 16 24 9 11 48 28	
1 2 1 2 1 1 1 1 1 8 3 1 6 1 7 4 3	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvv19b cs_invvn06c cs_invvn08c cs_invvn02c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT NOT NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4	8 20 8 22 40 12 4 16 24 9 11 48 28 14	
1 2 1 2 1 1 1 1 8 3 1 6 1 7 4 3 3	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn19b cs_invvn06c cs_invvn08c cs_invvn02c cs_invvn14c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT NOT NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8	8 20 8 22 40 12 4 16 24 9 11 48 28 14	
2 1 2 1 1 1 1 1 8 3 1 6 1 7 4 3 3 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn13c cs_invvn06c cs_invvn08c cs_invvn08c cs_invvn02c cs_invvn14c cs_invvn04c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT NOT NOT NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6	
2 1 2 1 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn13c cs_invvn08c cs_invvn08c cs_invvn02c cs_invvn04c cs_invvn04c cs_invvn05c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT NOT NOT NOT NOT NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16	
2 1 2 1 1 1 1 1 8 3 1 6 1 7 4 3 3 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor3n10e cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn13c cs_invvn06c cs_invvn08c cs_invvn02c cs_invvn04c cs_invvn04c cs_invvn05c cs_invvn07c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16	
2 1 2 1 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn06c cs_invvn08c cs_invvn08c cs_invvn04c cs_invvn04c cs_invvn04c cs_invvn05c cs_invvn07c cs_invvn10c	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16 92 28	
1 2 1 2 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8 8 8 8	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn19b cs_invvn06c cs_invvn08c cs_invvn08c cs_invvn02c cs_invvn04c cs_invvn05c cs_invvn05c cs_invvn07c cs_invvn01e	NAND NAND NAND NAND NAND NOR NOR NOR NOR NOT NOT NOT NOT NOT NOT NOT NOT NOT NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2 2 4 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16 9 22 28 2	
1 2 1 2 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8 8 8 46 7 1 54	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn19b cs_invvn06c cs_invvn08c cs_invvn04c cs_invvn04c cs_invvn04c cs_invvn05c cs_invvn07c cs_invvn01e cs_invvn01c	NAND NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2 2 4 2 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16 92 28 2 108	
2 1 2 1 2 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8 8 8 46 7 1 54 22	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn19b cs_invvn06c cs_invvn08c cs_invvn04c cs_invvn04c cs_invvn04c cs_invvn05c cs_invvn07c cs_invvn01e cs_invvn01c cs_invvn01c cs_invvn01c	NAND NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2 2 4 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16 92 28 2 108 132	
1 2 1 2 1 1 1 1 8 3 1 6 1 7 4 3 3 8 8 8 8 46 7 1 54	cs_nnd2n07c cs_nnd2n14b cs_nnd3n03c cs_nnd3n12b cs_nnd4n10c cs_nor2n12c cs_nor3n03c cs_nor2n02c cs_nor2n04c cs_nor2n11c cs_invvn13c cs_invvn19b cs_invvn06c cs_invvn08c cs_invvn04c cs_invvn04c cs_invvn04c cs_invvn05c cs_invvn07c cs_invvn01e cs_invvn01c	NAND NAND NAND NAND NAND NAND NOR NOR NOR NOR NOR NOT	4 20 4 22 20 12 4 16 3 3 11 8 28 2 4 2 8 2 2 4 2 2	8 20 8 22 40 12 4 16 24 9 11 48 28 14 16 6 24 16 16 92 28 2 108	

```
60
                   NOT
                              10
     cs_invvn15c
                                    18
  3
     cs_invvn11c
                   NOT
                              6
                    OAI
                              18
                                     18
     cs_oa22n10c
  1
                                     28
  2
      cs oa21n10c
                    OAI
                              14
                               26
                                     468
  18
      cl_nnd2n07c
                    REG
     cl_invvn05c
                   REG
                             25
                                    25
  1
  8
     cl ao22n07c
                    REG
                              33
                                    264
      cl_invvn06d
                   REG
                              25
                                    350
  14
                              25
                                    25
      cl invvn05d
                   REG
  1
      cl_nnd3n07c
                    REG
                              29
                                     58
  2
                              25
                                    300
  12
      cl_invvn07c
                   REG
      cl_nor2n06c
                   REG
                              26
                                     26
                   REG
                              25
                                    550
  22
      cl invvn07d
                    REG
                              30
                                     30
      cl_ao21n07c
  1
  2
                              25
                                    50
      cl_invvn06c
                   REG
                    REG
                                     30
      cl_oa21n07c
                              30
  1
      cb_mode_block SEQUENTIAL
                                    70
                                           70
  1
                    SEQUENTIAL 80
                                         480
  6
      cb clk 32 1
                    XNOR
                                      8 .
  1
      cs_xbn2n01b
                    XOR ...... 8 ...-....8....
      cs_xbo2n01d
             > write_end_point_report -points 3
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.-...
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:03:52 1999
Part: IDCDSUC
Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                Max. Slack: 1.13427E+38
Sort Field: Slack
                              Max. Endpoints: 3
Cause of Slack
                      Abbreviation Comparison/Description
                       SlkCont
                                  Slack due to a point downstream on path
 Slack Continuation
                                  ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                        RAT
 Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
                                   ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
                        ClkGSet
ARRIVAL TIME + ADJUST )
                                  ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                       ClkGHld
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                                     ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
                         CIKTPW
TRAILING EDGE)
                             ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                   Setup
 Setup
ADJUST)
                            ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 Hold
                   Hold
ADJUST)
                      EndOfC
                                 ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
 EndOfCycle
ADJUST)
                        CIkPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 ClockPulseWidth
TRAILING EDGE)
                                  ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
 ClockSeparation
                       ClkSep
ARRIVAL TIME + ADJUST )
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
 Loop
                   ALTest
```

CLOCK + ADJUST)
Arrival Time Limiting

ATLimit

Slack discontinuity due to failed test

	Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
	 1 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2954 -1955 3847 1011 1 PO 0
	RAT > BOX714/OUT	999 R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1> BOX714/IN	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0	R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
	> C167/a 1862 N675	F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
g in the second of the second	>{a} C2738/y 0 N675	
	> C2738/a 29 last_cycle >{b} C2487/y	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14b NAND
	0 last_cycle	R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND F C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND
The contract of the case	29 N1587 > C1952/y	
	N1587 > C1952/a 10 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
	> BOX679/OUT 0 num_dcd_cyl&0(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
	> BOX679/IN num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0
	> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 PI 0
	2 dcd_succ_last_t1 dcd_succ_last_t1	F C3+R 2644 -1645 2362 1011 1 PO 0
	RAT > BOX714/OUT	999 0 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0	F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
	> C167/y 0 dcd_succ_last_t1&0	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
	> C167/a 1436 N675	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
	>{a} C2738/y 0 N675 > C2738/b	R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
	56 N1692 >{b} C2725rwr/y	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND

0.14000					
0 N1692 > C2725rwr/a	R C3+R	1007 -1645	1/18	166 2 cs_nnd2n	14e NAND
56 N1479	II COTII	1037 - 1043	140	100 Z 00_IIII0ZII	14011/11/10
	B C3+B	1007 -1645	148	166 2 cs_nnd3n	12h NAND
>{c} C2721rwr/y 0 N1479	II COTII	1037 -1043	140	100 2 05_11110011	12510415
	F C3+R	994 -1645	125	95 2 cs_nnd3n	12h NAND
> C2721rwr/c	r Co r n	334 -1043	123	35 Z 03_IIII00II	125 147 (145
102 N1497	E C2+B	004 -1645	125	95 2 cs_nor3n	10e NOR
>{d} C2709rwr/y 0 N1497	r Co+n	334 -1043	125	33 Z 03_1101011	100 14011
> C2709rwr/c	D C2+D	909 -1645	137	68 2 cs_nor3n	10e NOR
96 N1781	n Co+n	090 -1045	107	00 2 03_1101011	100 11011
>{e} C2885/y	B C3TB	808 -1645	137	68 2 cs_nnd4n	10c NAND
0 N1781	11 00+11	050 1045	107	00 2 00_IIII III	100 10 112
> C2885/d	E C3±B	825 -1645	44 50	0 1 cs_nnd4n 1	0c NAND
73 N1997	1 00+11	020 1040	11. 0		
>{f} C2886/y	E C3±B	825 -1645	44 5	0 1 cs_nnd2n 1	4c NAND
0 N1997	1 00+11	023 1043		· · · · · · · · · · · · · · · · · · ·	
> C2886/a	R C3±R	802 -1645	80 12	24 2 cs_nnd2n	14c NAND
23 op_serialize&0	11 00+11	002 10-13		54 2 00_mazn	
> BOX638/OUT	B C3+F	802 -164	5 80	124 - 2 IOPAD	IOPAD
0 op_serialize&0	11 0011	. 002		,	
> BOX638/IN	B C3+B	802 -1645	80	124 2 IOPAD	IOPAD- 0
on serialize					
> on serialize	R C3+R	802 -1645	80 1	24 2 Pl	0
on serialize					All All Control
op_serialize> op_serialize op_serialize					
· · ·	- *. • • •	• • • • • • • • • • • • • • • • • • • •	š	المرابعة المستخدم عمل المستخدم المستخدم المستخدم المستخدم المستخدم المستخدم المستخدم المستخدم المستخدم المستخد المستخدم المستخدم ا	
3 iu_reset_op_c_t1	R C3+R	2610 -1611	l: 3912	1011 1 PO	0
3 iu_reset_op_c_t1	R C3+R	2610 -1611	l: 3912	1011 1 PO	0
3 iu_reset_op_c_t1	R C3+R	2610 -1611	l: 3912	1011 1 PO	0
3 iu_reset_op_c_t1	R C3+R	2610 -1611	l: 3912	1011 1 PO	0
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT	R C3+R 999 R C3+l	2610 -1611 R 2610 -161	1 3912 11 391	1011 1 PO 0 2 1011 1 IOPAE	O IOPAD
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN	R C3+R 999 R C3+l	2610 -1611 R 2610 -161	1 3912 11 391	1011 1 PO 0 2 1011 1 IOPAE	O IOPAD
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0	R C3+R 999 R C3+l R C3+R	2610 -1611 R 2610 -161	3912 1 391 3912	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD	IOPAD
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y	R C3+R 999 R C3+l R C3+R	2610 -1611 R 2610 -161	3912 1 391 3912	1011 1 PO 0 2 1011 1 IOPAE	IOPAD
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 999 R C3+l R C3+R R C3+R	2610 -1611 R 2610 -161 2610 -1611 2610 -1611	3912 3912 3912	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r	IOPAD IOPAD O 02c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a	R C3+R 999 R C3+l R C3+R R C3+R	2610 -1611 R 2610 -161 2610 -1611 2610 -1611	3912 3912 3912	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD	IOPAD IOPAD O 02c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet 6	999 R C3+R R C3+R R C3+R F C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611	3912 3912 3912 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n	IOPAD IOPAD O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y	999 R C3+R R C3+R R C3+R F C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611	3912 3912 3912 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r	IOPAD IOPAD O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6	R C3+R 999 R C3+R R C3+R R C3+R F C3+R F C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611 568 -1611	3912 3912 3912 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n 06 6 cs_invvn 06 6 cs_invvn	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a	999 R C3+R R C3+R R C3+R F C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611 568 -1611	3912 3912 3912 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031	999 R C3+R R C3+R R C3+R F C3+R F C3+R R C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611 568 -1611 490 -1611	3912 3912 3912 96 19 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 96 6 cs_invvn 043 1 cs_invvn	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y	999 R C3+R R C3+R R C3+R F C3+R F C3+R R C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611 568 -1611 490 -1611	3912 3912 3912 96 19 96 19	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n 06 6 cs_invvn 06 6 cs_invvn	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y 0 N2031	999 R C3+R R C3+R R C3+R F C3+R F C3+R R C3+R R C3+R	26101611 26101611 26101611 26101611 5681611 4901611 4901611	3912 3912 3912 96 19 96 19 217 217	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 96 6 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031> {b} C2162/y 0 N2031> C2162/b	999 R C3+R R C3+R R C3+R F C3+R F C3+R R C3+R	26101611 26101611 26101611 26101611 5681611 4901611 4901611	3912 3912 3912 96 19 96 19 217 217	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 96 6 cs_invvn 043 1 cs_invvn	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O9c NOT O2c NAND
	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R	26101611 26101611 26101611 26101611 5681611 4901611 4901611	3912 3912 3912 96 19 96 19 217 217 144 2	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 6 6 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND
	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R	26101611 26101611 26101611 26101611 5681611 4901611 4901611	3912 3912 3912 96 19 96 19 217 217 144 2	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 96 6 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND
	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R R C3+R	2610 -1611 2610 -1611 2610 -1611 2610 -1611 568 -1611 490 -1611 490 -1611 358 -1611 C3+R 358	3912 3912 3912 96 19 96 19 217 217 144 2	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 6 6 cs_invvn 6 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND O2c NAND O2c NAND O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y 0 N2031> C2162/b 132 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_ou SRL 0 rcvry_reset_q> rcvry_reset_reg_n.lat_0/c2	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R R C3+R	26101611 26101611 26101611 26101611 5681611 4901611 4901611	3912 3912 3912 96 19 96 19 217 217 144 2	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 6 6 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND O2c NAND O2c NAND O2c NAND O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y 0 N2031> C2162/b 132 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_ou SRL 0 rcvry_reset_q> rcvry_reset_reg_n.lat_0/c2 198 slow_mode.c2_1	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R R C3+R R C3+R F C3+R	2610 - 1611 2610 - 1611 2610 - 1611 2610 - 1611 568 - 1611 490 - 1611 490 - 1611 358 - 1611 C3+R 358	3912 3912 3912 96 19 96 19 217 217 144 2 -1611	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n 43 1 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n 144 216 5 cl_iii 222 13 cl_invvr	IOPAD IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y 0 N2031> C2162/b 132 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_ou SRL 0 rcvry_reset_q> rcvry_reset_reg_n.lat_0/c2 198 slow_mode.clockblock/c2	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R R C3+R R C3+R F C3+R	2610 - 1611 2610 - 1611 2610 - 1611 2610 - 1611 568 - 1611 490 - 1611 490 - 1611 358 - 1611 C3+R 358	3912 3912 3912 96 19 96 19 217 217 144 2 -1611	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 6 6 cs_nnd2n 6 6 cs_invvn 6 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n	IOPAD IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND
3 iu_reset_op_c_t1 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN 0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 2043 gbfonet_6> gbfocell_6/y gbfonet_6> gbfocell_6/a 78 N2031>{b} C2162/y 0 N2031> C2162/b 132 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_ou SRL 0 rcvry_reset_q> rcvry_reset_reg_n.lat_0/c2 198 slow_mode.c2_1> slow_mode.clockblock/c2 0 slow_mode.c2_1	999 R C3+R R C3+R R C3+R F C3+R R C3+R R C3+R R C3+R R C3+R R C3+R R C3+R	2610 - 1611 2610 - 1611 2610 - 1611 2610 - 1611 568 - 1611 490 - 1611 490 - 1611 358 - 1611 C3+R 358 3+ 160 N/	3912 3912 3912 96 19 96 19 217 217 144 2 -1611 C 60	1011 1 PO 0 2 1011 1 IOPAE 1044 3 IOPAD 1044 3 cs_nnd2r 96 6 cs_nnd2n 43 1 cs_invvn 43 1 cs_invvn 43 1 cs_nnd3n 16 5 cs_nnd3n 144 216 5 cl_iii 222 13 cl_invvr	IOPAD IOPAD O2c NAND O2c NAND O9c NOT O2c NAND

> tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFF...

> noncritical repower(SCORE(FAST),LOWEST_NOT_EQUAL,NO_VIOL...

repower: setting SCORE option to FAST.

repower: setting LOWEST_NOT_EQUAL mode.

repower: setting NO_VIOLATIONS option.

-1955.13 Avg: -188.21

maximum area for proto box IDCDSUC is 4614

-1955.13 Avg: -188.21

[noncritical]: noncritical applied to boxes with slack > 0.00

[noncritical]: Number of boxes to process is 906. [noncritical]: Number of boxes processed is 0.

-1955.13 Avg: -188.21

[BD-500026]: repower was applied 0 times.

[BD-500287]: score changed to OUT 0 of 0 times

[repower]: Execution time was 5.1 seconds.

> syntrace

> logic_report

Model Summary of Network 'IDCDSUC'

Input Ports: 122
Output Ports: 73
Bidi Ports: 0
Gates: 906
Nets: 1127
Connections: 1671
Sequential Area: 2726

Total Area: 4614

Cell Distribution of Network 'IDCDSUC'

Cour	nt Cell	-unction	Area	TotalArea	4.2
1	cs_ao12n05c	AOI	6	6	
. 1	cs_ao22n04c	AOI	6	6	
1	cs_ao12n10c	AOI	12	12	
1	cs_ao22n10c	AOI	18	18	
2	cs_ao12n03c	AOI	4	8	· · · · · · · · · · · · · · · · · · ·
6	cs_ao22n03c	AOI	6	36	
180	BRKPT	BRKPT	0	0	
195	IOPAD	IOPAD	0	0	
17	cs_nnd2n04c	NAND	3	51	
3	cs_nnd2n11c	NAND	11	33	
1	cs_nnd2n05c	NAND	4	4	
1	cs_nnd2n08c	NAND	7	7	
2	cs_nnd3n05c	NAND	6	12	
6	cs_nnd2n14c	NAND	19	114	
1	cs_nnd2n10c	NAND	8	8	
2	cs_nnd4v06c	NAND	8	16	
1	cs_nnd2n13c	NAND	15	15	
1	cs_nnd3z07c	NAND	10	10	•
1	cs_nnd3n07c	NAND	6	6	
1	cs_nnd2f03c	NAND	4	4	
4	cs_nnd2n12c	NAND	12	48	
19	cs_nnd3n02c	NAND	4	76	

```
19
                                       38
                    NAND
    cs_nnd2n14e
2
                                       432
                     NAND
                                 3
144
     cs_nnd2n02c
    cs_nnd2n03c
                    NAND
                                3
                                       9
3
                                12
                                       12
                    NAND
1
    cs_nnd3n10c
                                      25
                    NAND
                                5
5
    cs_nnd4n03c
                                4
                                       8
2
    cs_nnd2n07c
                    NAND
                                       20
                                20
1
    cs nnd2n14b
                    NAND
2
    cs_nnd3n03c
                    NAND
                                4
                                       8
                                22
                                       22
                    NAND
 1
    cs_nnd3n12b
                                20
                                       40
2
    cs nnd4n10c
                    NAND
                               12
                                      12
                   NOR
 1
    cs_nor2n12c
                               4
                                      4
                   NOR
 1
    cs_nor3n03c
    cs_nor3n10e
                   NOR
                               16
                                      16
 1
                   NOR
                               3
                                     24
 8
    cs_nor2n02c
                               3
                                      9
                   NOR
 3
    cs_nor2n04c
                                      11
                   NOR
                               11
 1
    cs_nor2n11c
    cs_invvn13c
                   NOT
                               8
                                     48
 6
                              28
                                     28
                   NOT
 1
    cs invvv19b
                               2
                   NOT
                                    -14
 7
    cs invvn06c
                   NOT
                               4....
                                     16
 4
    cs invvn08c
                               2
                                     6
 3
    cs invvn02c
                   NOT
                               8
                                     24
 3
    cs_invvn14c
                   NOT
                               2
                                     16
 8
     cs_invvn04c
                   NOT
                               2 -- 16
 8
     cs_invvn05c
                   NOT
                               2 --- 92
46
     cs_invvn07c
                   NOT
 7
     cs_invvn10c
                   NOT
                                     28
                                     2
                   NOT
                               2
 1
     cs_invvn01e
54.
     .cs_invvn01c
                   NOT
                                     108
                   NOT
22
     cs_invvn12c
                               6
                                    - 132
                   NOT
                               4
                                     24
 6
     cs invvn09c
                                     14
 1
     cs invvn16c
                   NOT:
                              14
                              10
                                     60
                   NOT
 6
     cs_invvn15c
                               6
                                     18
 3
                   NOT
     cs invvn11c
                                      18
 1
     cs_oa22n10c
                    OAL
                               18
                               14
                                      28
 2
     cs_oa21n10c
                    OAI
                               26
                                      468
                    REG
18
     cl_nnd2n07c
                                     25
 1.
     cl_invvn05c
                   REG .
                              25 .
                               33
                                     264
 8
     cl_ao22n07c
                   REG
                   REG
                              25
                                     350
 14
     cl_invvn06d
                              25
                                     25
     cl_invvn05d
                   REG
 1
                               29
                                      58
 2
                   REG
     cl_nnd3n07c
                                     300
                              25
 12
     cl_invvn07c
                   REG
     cl_nor2n06c
                   REG
                              26
                                     26
 1
                               25
22
     cl_invvn07d
                   REG
                                     550
                               30
                                      30
 1
     cl_ao21n07c
                    REG
                              25
                                     50
 2
     cl_invvn06c
                   REG
                                      30
                    REG
                               30
 1
     cl_oa21n07c
                                     70
                                            70
 1
     cb mode block
                     SEQUENTIAL
                    SEQUENTIAL
                                   80
                                          480
 6
     cb_clk_32_1
                    XNOR
                                 8
                                        8
     cs_xbn2n01b
 1
                                8
                                       8
                    XOR
 1
     cs_xbo2n01d
```

> write_end_point_report -points 3
[ET-0018]: >Begin...New EndPoint Report
for file /tmp/end_point_report..92476.

```
[ET-0019]: <End.....New Endpoint Report.
```

----> C167/a

----> C2738/a

29 last_cycle ---->{b} C2487/v

1862 N675 ---->{a} C2738/y

0 N675

Sun Apr 18 22:03:58 1999 Part: IDCDSUC Mode: Late Mode / Nominal **EDA EinsTimer EndPoint Report** Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38 Sort Field: Slack Max. Endpoints: 3 Cause of Slack Abbreviation Comparison/Description Slack Continuation SlkCont Slack due to a point downstream on path Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME) Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME) **Clock Gating Setup** ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST) Clock Gating Hold ClkGHld (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ARRIVAL TIME + ADJUST) Clock Tree Pulse Width CIKTPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup ADJUST) Hold Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + ADJUST) EndOfCycle EndOfC _(DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + ADJUST) ClockPulseWidth ClkPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK TRAILING EDGE) ClockSeparation ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ARRIVAL TIME + ADJUST) Loop Land **ALTest** (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM CLOCK + ADJUST). **Arrival Time Limiting** ATLimit = Slack discontinuity due to failed test Num/ LimitedAT/ Delay/ Failed Test/ Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adi NetName 1 dcd_succ_last_t1 R C3+R 2954 -1955 3847 1011 1 PO 0 dcd_succ_last_t1 RAT 999 ----> BOX714/OUT R C3+R 2954 -1955 3847 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1 ----> BOX714/IN R C3+R 2954 -1955 3847 1011 1 IOPAD **IOPAD** 0 dcd_succ_last_t1&0 ----> C167/y R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT 0 dcd_succ_last_t1&0

FC3+R

FC3+R

R C3+R

R C3+R

1092 -1955

1092 -1955

1063 -1955

1063 -1955

71

55 139 4 cs_invvn 01c NOT

55 139 4 cs_nnd2n 14b NAND

71 108 1 cs_nnd2n 14e NAND

108 1 cs_nnd2n 14b NAND

	0 last_cycle	
	> C2487/b	F C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND
	29 N1587	401.1107
	> C1952/y	F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0
	N1587	
	> C1952/a	R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
	10 num_dcd_cyl&0(1)	
	> BOX679/OUT	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
	0 num_dcd_cyl&0(1)	
i	> BOX679/IN	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0
	num dcd cvl(1)	
	> num dcd_cyl(1)	R C3+R 1024 -1955 80 319 1 PI 0
	num_dcd_cyl(1)	
	2 dcd_succ_last_t1	F C3+R 2644 -1645 2362 1011 1 PO 0
	dcd_succ_last_t1	
. is		999
**************************************	> BOX714/OUT	999 F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
-	O dod cuco last t1	and the second of the second o
	> BOX714/IN	F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
	0 dcd succ last t1&0	
	> C167/y	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
1	0 dcd succ last t1&0	المراقب والمنافذ والم
	> C167/a	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
	1436 N675	
' 		R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
-	>{a} C2738/y 0 N675	
***, **	> C2738/b	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
. «	56 N1692	rendration of the control of the con
(A)	>{b} C2725rwr/y	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND
(= r	0 N1692	
	> C2725rwr/a	R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
·	56 N1479	•
	>{c} C2721rwr/y	R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b NAND
	0 N1479	
	> _ C2721rwr/c	F C3+R 994 -1645 125 95 2 cs_nnd3n 12b NAND
	102 N1497	
	>{d} C2709rwr/y	F C3+R 994 -1645 125 95 2 cs_nor3n 10e NOR
	0 N1497	
	> C2709rwr/c	R C3+R 898 -1645 137 68 2 cs_nor3n 10e NOR
	96 N1781	
	>{e} C2885/y	R C3+R 898 -1645 137 68 2 cs_nnd4n 10c NAND
	0 N1781	
	> C2885/d	F C3+R 825 -1645 44 50 1 cs_nnd4n 10c NAND
	73 N1997	
	>{f} C2886/y	F C3+R 825 -1645 44 50 1 cs_nnd2n 14c NAND
	0 N1997	
	> C2886/a	R C3+R 802 -1645 80 124 2 cs_nnd2n 14c NAND
	23 op_serialize&0	•
i	> BOX638/OUT	R C3+R 802 -1645 80 124 2 IOPAD IOPAD
	0 op_serialize&0	
i	> BOX638/IN	R C3+R 802 -1645 80 124 2 IOPAD IOPAD 0
	op_serialize	11 00111 002 1010 11 11 11
	> op_serialize	R C3+R 802 -1645 80 124 2 PI 0
	> up_serialize	11 OOTH 002 1040 00 121 211

op serialize	QO	serializ	e
--------------	----	----------	---

op_serialize		
3 iu_reset_op_c_t1	R C3+R	2610 -1611 3912 1011 1 PO 0
iu_reset_op_c_t1		
RAT	999	0
> BOX716/OUT	R C3+F	R 2610 -1611 3912 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1		
> BOX716/IN	R C3+R	2610 -1611 3912 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0		
>{a} C2393/y	R C3+R	2610 -1611 3912 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0		
> C2393/a	F C3+R	568 -1611 96 196 6 cs_nnd2n 02c NAND
2043 gbfonet_6		
> gbfocell_6/y	F C3+R	568 -1611 96 196 6 cs_invvn 09c NOT 0
gbfonet_6	5.00	
> gbfocell_6/a	R C3+R	490 -1611 217 43 1 cs_invvn 09c NOT
78 N2031	D 00 D	400 4044 045 40 40 40 40 40 40 40 40 40 40 40 40 40
>{b} C2162/y 0 N2031	H. U3+H	490 -1611 217 43 1 cs_nnd3n 02c NAND
C2162/b	E Ca. B	358 -1611 144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q	r Co+n	336 -1611 144 216 5 CS_NNO3N U2C NAND
	with EC	3+R 358 -1611 144 216 5 cl_invvn 07d
SRL 0 rcvry_reset_q	Jui_n i i o	210 5 CI_INVIA 0/0
> rcvrv reset reg n lat 0/c2	B.C3	160 N/C 60 222 13 cl_invvn 07d SRL
196 SIOW MODE CZ 1		
> slow mode.clockblock/c2	B C	3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1		
		A CONTRACT OF THE CONTRACT OF
		and the second of the second o
> write_end_point_report - [ET-0018]: >BeginNew EndPoint	points 3 -paths	
for file /tmp/end_point_rep	ort92476.	

[ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:03:58 1999

Part: IDCDSUC

Mode: Late Mode / Nominal **EDA EinsTimer EndPoint Report**

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack Max. Endpoints: 3

Cause of Slack Abbreviation Comparison/Description

Slack Continuation SIkCont Slack due to a point downstream on path Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)

Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL

TIME)

Clock Gating Setup ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ARRIVAL TIME + ADJUST)

Clock Gating Hold (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK CIkGHId

ARRIVAL TIME + ADJUST)

Clock Tree Pulse Width **CIKTPW** (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK

TRAILING EDGE)

Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup

ADJUST)

	Hold (D	ATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST) EndOfCycle	EndOfC	(DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST) ClockPulseWidth TRAILING EDGE)	CIkPW	(CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
ClockSeparation ARRIVAL TIME + ADJ	ClkSep	(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
Loop CLOCK + ADJUST)	ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
Arrival Time Limiting	ATLimit	·
Num/ Test PinName NetName		LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
1 dcd_succ_last_t	1	R C3+R 2954 -1955 3847 1011 1 PO 0
RAT > BOX714/OUT	<u>*-</u> ::	999 0 R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN	• ••	R C3+R 2954 -1955 3847 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0 > C167/y		R C3+R 2954 -1955 3847 1011 1 cs_invvn 01c NOT
0 dcd_succ_last_t1&0 > C167/a		F C3+R 1092 -1955 55 139 4 cs_invvn 01c NOT
1862 N675 >{a} C2738/y	· · · · · · · · · · ·	F C3+R 1092 -1955 55 139 4 cs_nnd2n 14b NAND
0 N675		
> C2738/a 29 last_cycle		R C3+R 1063 -1955—-71 108 1 cs_nnd2n 14b NAND
>{b} C2487/y		R C3+R 1063 -1955 71 108 1 cs_nnd2n 14e NAND
0 last_cycle > C2487/b		F C3+R 1034 -1955 32 140 3 cs_nnd2n 14e NAND
29 N1587 > C1952/y		F C3+R 1034 -1955 32 140 3 cs_invvv 19b NOT 0
N1587 > C1952/a		R C3+R 1024 -1955 80 319 1 cs_invvv 19b NOT
10 num_dcd_cyl&0(1) > BOX679/OUT)	R C3+R 1024 -1955 80 319 1 IOPAD IOPAD
0 num_dcd_cyl&0(1) > BOX679/IN		R C3+R 1024 -1955 80 319 1 IOPAD IOPAD 0
num_dcd_cyl(1)		
> num_dcd_cyl(1 num_dcd_cyl(1)		R C3+R 1024 -1955 80 319 1 Pl 0
2 dcd_succ_last_ dcd_succ_last_t1		F C3+R 2644 -1645 2362 1011 1 PO 0
RAT		999 0
O dcd_succ_last_t1		F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD
> BOX714/IN 0 dcd_succ_last_t1&	0	F C3+R 2644 -1645 2362 1011 1 IOPAD IOPAD

	> C167/y	F C3+R 2644 -1645 2362 1011 1 cs_invvn 01c NOT
	0 dcd_succ_last_t1&0	
	> C167/a 1436 N675	R C3+R 1208 -1645 92 139 4 cs_invvn 01c NOT
	>{a} C2738/y	R C3+R 1208 -1645 92 139 4 cs_nnd2n 14b NAND
	0 N675	
	> C2738/b 56 N1692	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14b NAND
	>{b} C2725rwr/y	F C3+R 1152 -1645 76 159 3 cs_nnd2n 14e NAND
	0 N1692	
	> C2725rwr/a 56 N1479	R C3+R 1097 -1645 148 166 2 cs_nnd2n 14e NAND
	>{c} C2721rwr/y	R C3+R 1097 -1645 148 166 2 cs_nnd3n 12b NAND
	0 N1479 > C2721rwr/c	F C3+R 994 -1645 125 95 2 cs_nnd3n 12b NAND
	102 N1497	
	>{d} C2709rwr/y 0 N1497	F C3+R 994 -1645 125 95 2 cs_nor3n 10e NOR
		R C3+R 898 -1645 137 68 2 cs_nor3n 10e NOR
	96 N1781	
	0 N1781	R C3+R 898 -1645 137 68 2 cs_nnd4n 10c NAND
	> C2885/d	F C3+R 825 -1645 44 50 1 cs_nnd4n 10c NAND
*	/3 N199/ >/f\ C2886/y	F C3+R82516454450 1 cs_nnd2n14c NAND
	0 N1997	14C NANU
	> C2886/a	R C3+R 802 -1645 80 124 2-cs_nnd2n 14c NAND
The state of the state of	> BOX638/OUT	R C3+R 802 -1645 80 124 2 IOPAD IOPAD
	0 op_serialize&0	
	op_serialize	R C3+R 802 -1645 80 124 2 IOPAD IOPAD 0
	> op_serialize	R C3+R 802 -1645 80 124 2 PI 0
	op_serialize	
	3 iu_reset_op_c_t1 iu_reset_op_c_t1	R C3+R 2610 -1611 3912 1011 1 PO 0
	RAT	999 0
	> BOX716/OUT	R C3+R 2610 -1611 3912 1011 1 IOPAD IOPAD
	0 iu_reset_op_c_t1> BOX716/IN	R C3+R 2610 -1611 3912 1044 3 IOPAD IOPAD
	0 iu_reset_op_c_t1&0	
	>{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2610 -1611 3912 1044 3 cs_nnd2n 02c NAND
	> C2393/a	F C3+R 568 -1611 96 196 6 cs_nnd2n 02c NAND
	2043 gbfonet_6> gbfocell_6/y	F C3+R 568 -1611 96 196 6 cs invvn 09c NOT 0
	gbfonet_6	• • • • • • • • • • • • • • • • • • • •
	> gbfocell_6/a 78 N2031	R C3+R 490 -1611 217 43 1 cs_invvn 09c NOT
	>{b} C2162/y	R C3+R 490 -1611 217 43 1 cs_nnd3n 02c NAND
	0 N2031	
	> C2162/b 132 rcvry_reset_q	F C3+R 358 -1611 144 216 5 cs_nnd3n 02c NAND
	102 10414 1636L U	

```
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                        FC3+R
                                                   358 -1611 144 216 5 cl invvn 07d
        0 rcvry_reset_q
SRL
                                      R C3+
                                                      N/C
                                                             60 222 13 cl_invvn 07d SRL
----> rcvrv reset.reg n.lat 0/c2
                                                160
198 slow mode.c2_1
                                       R C3+
                                                 160 N/C 60 222 13 cb_clk_32_1 LCB
---> slow_mode.clockblock/c2
0 slow_mode.c2_1
      > is_parm new_assert
       > set slew_prop ON
[set_slew_prop]: Setting slew propagation to 1 (ON)
       > tc_parm {CHK_SINKSLEW(Y)}
      > tc_parm SLEW_LIM(100)
       > tc parm CAP LIM(100)
      > critical repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCO...
critical(
repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
ATIONS), fantom(LIMITED), faninv(LIMITED));
-1873.06 Avg: -169.23
maximum area for proto box IDCDSUC is 4614
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
setting SCORE option to ALL. setting ACTUAL option.
setting RE_POWER option.
setting INC mode.
setting NO_VIOLATIONS option.
fantom: Found 152 valid buffers or inverters.
[BD-500718]: fantom too many buffers and/or inverters 152, may slow down optimizations.
[BD-500704]: (W) No noninverting buffers in technology, serial buffer insertion will not be done.
-1873.06 Avg: -169.23
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
frepowerl: Execution time was 0.1 seconds.
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.2 seconds.
[BD-500700]: Added 0 buffers.
[fantom]: Execution time was 0.0 seconds.
[BD-500701]: Added 0 inverters.
[faninv]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 24 times and applied 0 of them.
       > nextbox synexpand(XPANDVIEW)
>>]: nextbox( synexpand(XPANDVIEW) );
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
```

```
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
        > reset_critical_slack_limit
-1873.06 Avg: -169.23
resetting the current slack to -1873.0634
        > critical tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATI...
critical( tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
-1873.06 Avg: -169.23
maximum area for proto box IDCDSUC is 4614
setting SCORE option to ALL.
setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1873.06 Avg: -169.23
ArrayNum: 6 ArrayMax: 906
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
       > tc_parm REGALL
        > repower_paths FUZZY(0.02)
initial slack is -1873
after repower paths slack is -1873
> critical {repower(SCORE(ALL),INC_,NO_VIOLATIONS), re...
critical( repower(SCORE(ALL),INC_,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1873.06 Avg: -169.73
maximum area for proto box IDCDSUC is 4606
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1873.06 Avg: -169.73
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.2 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.2 seconds.
[BD-502000]: Called transforms 12 times and applied 0 of them.
        > compare_critical_slack_limit
-1873.06 Avg: -169.73
comparing new slack -1873.0634 to saved slack -1854.3328
          > reset_critical_slack limit
-1873.06 Avg: -169.73
resetting the current slack to -1873.0634
          > quick tswap(SCORE(ALL),ACTUAL,ONE_LEVEL)
>>]: [quick]:( tswap(SCORE(ALL),ACTUAL,ONE_LEVEL) );
-1873.06 Avg: -169.73
setting SCORE option to ALL.
setting ACTUAL option.
setting ONE_LEVEL option.
maximum area for proto box IDCDSUC is 4606
```

```
[quick]: Number of boxes to process is 906.
[quick]: Number of boxes processed is 0.
-1865.06 Avg: -167.73
[BD-500304]: 52 pins swapped on 30 gates and 0 gates cloned.
[tswap]: Execution time was 5.6 seconds.
          > tc_parm {WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),R...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc parm]: =======
*****POU92000-0107US1***** code invocation
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
          > critical repower(SCORE(ALL), REPOWER_GROUP(TAPERED), TAPER...
critical( repower(SCORE(ALL), REPOWER_GROUP(TAPERED), TAPERED_PIN_SWAP) );
-1865.06 Avg: -167.73
maximum area for proto box IDCDSUC is 4606
repower: setting SCORE option to ALL.
repower: setting TAPERED_PIN_SWAP option.
Number of paths is 5
[BD-500278]: (W) Timing inconsistency box C2738
old slack = -1865.0580, new slack = -1866.9469
after reset, slack = -1866.9469
[BD-500278]: (W) Timing inconsistency box C2721rwr
old slack = -1858.8082, new slack = -1863.1361
after reset, slack = -1863.1361
[BD-500278]: (W) Timing inconsistency box C2885
old slack = -1838.0586, new slack = -1843.3768
after reset, slack = -1843.3768
Number of paths is 5
[BD-502005]: The transform 1 reported a slack of--1828.6331, but made the worst slack worse
-1866.9470 from -1865.0580.
                             Number of paths is 5
[BD-500026]: repower was applied 9 times.
Number of Tapered Cells = 11
[repower]: Execution time was 4.7 seconds.
[BD-502000]: Called transforms 66 times and applied 9 of them.
           > critical repower(SCORE(ALL),NO_VIOLATIONS)
critical( repower(SCORE(ALL),NO_VIOLATIONS) );
-1859.99 Avg: -165.68
maximum area for proto box IDCDSUC is 4654
repower: setting SCORE option to ALL.
repower: setting NO_VIOLATIONS option.
Number of paths is 5
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.2 seconds.
[BD-502000]: Called transforms 24 times and applied 0 of them.
```

```
> critical repower(SCORE(ALL),NO_VIOLATIONS,REPOWER_GROUP(...
   critical( repower(SCORE(ALL),NO_VIOLATIONS,REPOWER_GROUP(BETA)) );
   -1859.99 Avg: -165.68
   maximum area for proto box IDCDSUC is 4654
   repower: setting SCORE option to ALL.
   repower: setting NO_VIOLATIONS option.
   Number of paths is 5
   [BD-500026]: repower was applied 7 times.
   [repower]: Execution time was 2.6 seconds.
   [BD-502000]: Called transforms 46 times and applied 7 of them.
               > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFF...
              > noncritical repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLA...
  repower: setting SCORE option to ALL.
   repower: setting LOWEST_NOT_EQUAL mode.
  repower: setting NO_VIOLATIONS option.
-1859.99 Avg: -165.35
maximum area for proto box IDCDSUC is 4653
-1859.99 Avg: -165.35
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 906.
[noncritical]: Number of boxes processed is 0.
-1859.99 Avg: -164.52
[BD-500026]: repower was applied 12 times.
[repower]: Execution time was 7.3 seconds.
> tc_parm MARGIN(10000000)
> compare_critical_slack_limit
   -1859.99 Avg: -165.35
              > compare_critical_slack_limit
   -1859.99 Avg: -164.52
   comparing new slack -1859.9940 to saved slack -1854.3328
            > tc_parm OFFSET(0)
            > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),WE...
   [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
   [tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
   [tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
   [tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
   [tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
            > nextbox tkern
   >>]: nextbox( tkern );
   [tkern]: (W) No AND def - tkern will not apply.
   [tkern]: generated patterns for 0 nets
            > nextbox powerize
   >>]: nextbox( powerize );
   [BD-85000]: Changed power level of 0 patterns, added 0 patterns.
            > quick trecover(SCORE(ALL), RE_POWER, INC, PUSH, SORT_PINS, NO...
```

```
>>]: [quick]:( trecover(SCORE(ALL),RE_POWER,INC,PUSH,SORT_PINS,NO1FAN,NO_VIOLATIONS) );
-1859.99 Avg: -164.52
[trecover]: setting SCORE option to ALL.
[trecover]: setting RE_POWER option.
[trecover]: setting INC mode.
[trecover]: setting PUSH option.
[trecover]: setting SORT_PINS option.
Itrecoverl: setting NO1FAN option.
[trecover]: setting NO_VIOLATIONS option.
-1859.99 Avg: -164.52
maximum area for proto box IDCDSUC is 4653
-1859.99 Avg: -164.52
Selected 384 critical boxes of 906 total.
[quick]: Number of boxes to process is 384.
[quick]: Number of boxes processed is 0.
-1859.99 Avg: -164.52
Pattern hint flag is inactive
[cleanup]: 0 boxes disconnected
[trecover]: 300 boxes checked 0 recovered
[trecover]: Execution time was 0.0 seconds.
         > reset_critical_slack_limit
-1859.99 Avg: -164.52
resetting the current slack to -1859.9940
         > critical tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATI...
critical( tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
-1859.99 Avg: -164.52
maximum area for proto box IDCDSUC is 4653
setting SCORE option to ALL. setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1859.99 Avg: -164.52
ArravNum: 6 ArravMax: 906
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
         > tc_parm REGALL
         > repower_paths FUZZY(0.02)
initial slack is -1860
after repower paths slack is -1860
         > critical {repower(SCORE(ALL),INC,NO_VIOLATIONS), repower...
critical( repower(SCORE(ALL),INC,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
 -1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
 [repower]: Execution time was 0.3 seconds.
```

```
[BD-500026]: repower was applied 0 times.
 [repower]: Execution time was 0.3 seconds.
 [BD-502000]: Called transforms 12 times and applied 0 of them.
         > compare_critical_slack_limit
 -1859.99 Avg: -164.32
 comparing new slack -1859.9940 to saved slack -1841.3940
        > write_end_point_report -points 3 -paths 1
 [ET-0018]: >Begin...New EndPoint Report
        for file /tmp/end_point_report..92476.
 [ET-0019]: <End....New Endpoint Report.
 Sun Apr 18 22:06:39 1999
 Part: IDCDSUC
 Mode: Late Mode / Nominal
                                     EDA EinsTimer EndPoint Report
 Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
 Min. Slack: -1.13427E+38
                                  Max. Slack: 1.13427E+38
 Sort Field: Slack
                               Max. Endpoints: 3
  Cause of Slack
                       Abbreviation Comparison/Description
  Slack Continuation
                                   Slack due to a point downstream on path
                        SlkCont
  Required Arrival Time
                         RAT ...
                                  ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
  Asserted Required Arrival Time AssrtRAT
                                        ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 TIME)
  Clock Gating Setup
                         ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                        CIKGHID (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
 ARRIVAL TIME + ADJUST )
Clock Tree Pulse Width CIKTPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 TRAILING EDGE)
Setup
                    Setup ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 ADJUST)
- Hold
                   Hold -
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 ADJUST)
 EndOfCycle
                      EndOfC
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
 ADJUST )
 ClockPulseWidth
                        ClkPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 TRAILING EDGE)
 ClockSeparation
                        ClkSep
                                  ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
 Loop
                    ALTest
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
CLOCK + ADJUST)
 Arrival Time Limiting
                        ATLimit
                                  Slack discontinuity due to failed test
  Num/
                                  LimitedAT/
                                                                    Delay/ Failed Test/
  Test PinName
                                            AT Slack Slew CL FO Cell
                                  E Phase
                                                                           P Func T.Adi
NetName
    1 dcd_succ last t1
                                  R C3+R
                                            2859 -1860 3626 1011 1 PO
                                                                                     0
dcd_succ_last_t1
RAT
                                     999
----> BOX714/OUT
                                   RC3+R
                                             2859 -1860 3626 1011 1 IOPAD
                                                                                 IOPAD
0 dcd_succ_last_t1
----> BOX714/IN
                                 R C3+R
                                           2859 -1860 3626 1011 1 IOPAD
                                                                                IOPAD
0 dcd_succ_last t1&0
```

> C167/y	R C3+R	2859 -1860	3626	1011 1 cs_invvn	01c NOT	
0 dcd_succ_last_t1&0	- 00 P	1000	00	400 4 :	od - NOT	
> C167/a	FC3+R	1079 -1860	30	139 4 cs_invvn	U1C NOT	
1780 N675 >{a} C2738/y	F C3+R	1079 -1860	30	139 4 cs_nnd2w	14b NAND	
0 N675	. 00111	1070 1000	•	.00 . 000		
> C2738/a	R C3+R	1057 -1860	36	111 1 cs_nnd2w	14b NAND	
22 last_cycle				444 4		
>{b} C2487/y	R C3+R	1057 -1860	36	111 1 cs_nnd2w	14e NAND	
0 last_cycle > C2487/a	FC3+R	1035 -1860	21	142 3 cs_nnd2w	14e NAND	
23 N1587						
> C1952/y	F C3+R	1035 -1860	21	142 3 cs_invvv	19b NOT	0
N1587	D CO. D	1004 1060	00	210 1 00 invan	105 NOT	
> C1952/a 11 num_dcd_cyl&0(1)	R C3+R	1024 -1860	80	319 1 cs_invvv	1901401	
> BOX679/OUT	R C34	R 1024 -18	60	80 319 1 IOPAD	IOPAD	
0 num dcd cvl&0(1)			•	•	= '	
> BOX679/IN	R C3+R	1024 -1860	0 80	319 1 IOPAD	IOPAD	0
num_dcd_cyl(1)> num_dcd_cyl(1)	В С31	R 1024 -186	 60 . 8	30 319 1 PI	0	
num dod oud(1)				30 0.0 111		

, 🚅 trili. to ta filmi	and the second of the second o
— — — — — — — — — — — — — — — — — — —	R C3+R 2671 -1672 3658 1011 1 PO 0
iu_reset_op_c_t1	999
RAT	
> BOX716/OUT	R C3+R 2671 -1672 3658_1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	D 00 D 0074 74070 0050 4044 0 10DAD 10DAD
	R C3+R 2671 -1672 3658 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	D.O. D. 2074 4070 0000 4044 0 as and 0n 200 NAND
. (,)	R:C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	500 B 500 4070 400 000 mmd0m 000 NAND
> C2393/a	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
2104 gbfonet_6	500 D 500 4070 400 400 0 as income 000 NOT
> gbfocell_6/y	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
0 gbfonet_6	D.O. D. 400 4070 000 40 4 incres 000 NOT
> gbfocell_6/a	R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
77 N2031	D. O. D. 100 1070 000 10 1 2 2 2 10 00 NAND
>{b} C2162/y	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
0 N2031	
> C2162/b	F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/l2_out	_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
SRL 0 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

3 local_milli_t2.reg_n.lat_0/a F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL 50 NET1056 Setup local_milli_t2.reg_n.lat_0/c1 F C3- 160 60 238 14 cl_invvn 07c 1200 slow_mode.c1_4

```
---->{a} BOX789/v
                                   FC3+R
                                            2922 -1612
                                                       96
                                                            92 3 cs nnd3z 07c NAND
      0 NET1056
       ----> BOX789/a
                                   RC3+R
                                           2862 -1612
                                                       120
                                                            32 1 cs nnd3z 07c NAND
      60 NET1054
      ---->{b} BOX785/v
                                   R C3+R
                                            2862 -1612
                                                       120
                                                            0 NET1054
      ----> BOX785/a
                                   FC3+R
                                           2781 -1612
                                                      158
                                                           81 N1866
      ---->{c} C2555/v
                                  FC3+R
                                           2781 -1612
                                                      158
                                                           19 1 cs_ao12n 03c AOI
      0 N1866
      ----> C2555/b
                                  RC3+R
                                          2671 -1612
                                                     3658 1044 3 cs_ao12n 03c AOI
      110 iu_reset_op_c_t1&0
      ---->{d} C2393/y
                                  RC3+R
                                           2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
      0 iu_reset_op_c_t1&0
      ----> C2393/a
                                  FC3+R
                                           566 -1672
                                                     109 196 6 cs_nnd2n 02c NAND
      2104 gbfonet 6
      ----> abfocell 6/v
                                  FC3+R
                                           566 -1672
                                                     109
                                                          196 6 cs_invvn 09c NOT
      0 abfonet 6
      ----> gbfocell 6/a
                                  RC3+R
                                           490 -1672
                                                     206
                                                          43 1 cs_invvn .09c NOT
      77 N2031
      ---->{e} C2162/v
                                  RC3+R
                                           490 -1672
                                                          43 1 cs_nnd3n 02c NAND
                                                     206
      0 N2031
      ----> C2162/b
                                 FC3+R
                                          358 -1672 144 216 5 cs_nnd3n 02c NAND
      132 rcvry_reset_q
      ----> rcvry_reset.reg_n.lat_0/l2_out_n F C3+R
                                                .358 -1672 144 216 5 cl_invvn 07d
      SRL
             0 rcvry_reset_q
                                 R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
           rcvry_reset.reg_n.lat_0/c2
      ---->
198 slow_mode.c2_1
 Slow_mode.clockblock/c2 R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
  0 slow_mode.c2_1
                                                               eres, o a e altiga
```

```
> hide -no_clear -cells { cs_ao12f cs_ao12g cs_ao12n cs_ao...
```

> hide -no_clear -cells { cs_ao21n cs_ao21v cs_ao22n cs_ao...

> hide -no_clear -cells { cs buffe }

> hide -no_clear -cells { cs_invvn cs_invvv }

> hide -no_clear -cells { cs_nnd2f cs_nnd2g cs_nnd2n cs_nn...

> hide -no_clear -cells { cs_nnd3f cs_nnd3g cs_nnd3h cs_nn...

> hide -no_clear -cells { cs_nnd4n cs_nnd4v }

> hide -no_clear -cells { cs_nor2f cs_nor2g cs_nor2n cs_no...

> hide -no_clear -cells { cs_nor3f cs_nor3g cs_nor3h cs_no...

> hide -no_clear -cells { cs_oa12f cs_oa12g cs_oa12n cs_oa...

> hide -no_clear -cells { cs_oa21n cs_oa21v }

> hide -no_clear -cells { cs_oa22n cs_oa22v }

> hide -no_clear -cells { cs_xbn2n cs_xbn2v }

> hide -no_clear -cells { cs_xbo2n cs_xbo2v }

> find cell cs_*

> hide -no_clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f0...

> find cell cs_buffe*

> hide -no_clear -cells {cs_buffe01a cs_buffe02a cs_buffe0...

> hide -clear -cells { "cs_invvn" }

> find cell cs_invvn*c

> hide -clear -cells {cs_invvn01c cs_invvn02c cs_invvn03c ...

> hide -clear -cells { "cs_nnd2n" }

> find cell cs nnd2n*c

```
> hide -clear -cells { "cs_nnd3n" }
        > find cell cs_nnd3n*c
        > hide -clear -cells {cs_nnd3n02c cs_nnd3n03c cs_nnd3n04c ...
        > hide -clear -cells { "cs_nnd4n" }
         > find cell cs nnd4n*c
        > hide -clear -cells {cs_nnd4n03c cs_nnd4n04c cs_nnd4n05c ...
        > hide -clear -cells { "cs_nor2n" }
        > find cell cs nor2n*c
         > hide -clear -cells {cs_nor2n02c cs_nor2n03c cs_nor2n04c ...
         > hide -clear -cells { "cs_nor3n" }
        > find cell cs_nor3n*c
         > hide -clear -cells {cs_nor3n03c cs_nor3n04c cs_nor3n05c ...
         > hide -clear -cells { "cs_ao12n" }
        > find cell cs_ao12n*c
         > hide -clear -cells {cs_ao12n03c cs_ao12n04c cs_ao12n05c ...
         > hide -clear -cells { "cs ao21n" }
         > find cell cs_ao21n*c
         > hide -clear -cells {cs_ao21n03c cs_ao21n04c cs_ao21n05c ...
        > hide -clear -cells { "cs_ao22n" }
> find cell cs_ao22n*c
         > hide -clear -cells {cs_ao22n03c cs_ao22n04c cs_ao22n05c ...
         > hide -clear -cells { "cs_oa12n" }
        > find cell cs_oa12n*c
         > hide -clear -cells {cs_oa12n03c cs_oa12n04c cs_oa12n05c ...
        > hide -clear -cells { "cs_oa21n" }
> find cell cs_oa21n*c
         > hide -clear -cells {cs_oa21n03c cs_oa21n04c cs_oa21n05c ...
         > hide -clear -cells { "cs_oa22n" }
> find cell cs_oa22n*c
        > find cell cs_oa22n*c
      ---> hide -clear -cells {cs_oa22n03c cs_oa22n04c cs_oa22n05c ...
         > hide -clear -cells { "cs_buffe" }
        > find cell cs_buffe*
         > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
         > hide -clear -cells { "cs_xbo2n" }
         > find cell cs_xbo2n*c
         > hide -clear -cells {cs_xbo2n01c cs_xbo2n02c cs_xbo2n03c...
         > hide -clear -cells { "cs_xbn2n" }
         > find cell cs_xbn2n*c
         > hide -clear -cells {cs_xbn2n01c cs_xbn2n02c cs_xbn2n03c ...
        > scritflow {trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMP...
[critflow]: trestructure_tree( MAX_INPUTS( 4 ) MAX_DECOMPOSE( 4 ) SORT_PINS CHECK_INPUTS
MIN INPUTS(2))
[Hpattern]: (W) Unable to build pattern for 'AND1 (AND)'
[trestructure]: Thresholds: Inputs=2 Slack=-0.000
[trestructure]: MaxInputs=4 MaxDecompose=4 DoubleInverters=true
[trestructure]: SortPins=true ReduceArea=false
[trestructure]: CheckInputs=true PartialTrees=false
[trestructure]: IgnoreHideFlags=false TibOnly=false
[trestructure]: MatchEffort=2 DebugNet=none
[critflow]: Critical Slack = -1859.994
[padnet]: Added 9 IOPADs.
>>]: nextbox( genmark() );
```

> hide -clear -cells {cs_nnd2n02c cs_nnd2n03c cs_nnd2n04c ...

```
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 24 signals, 14 usage boxes and 22 connections.
[unpadnet]: Removed 9 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                          The model has 13 signals, 3 usage boxes and 11 connections.
[Hdecompose]: Inserted 11 pairs of double inverters.
[cleanup]: 46 boxes disconnected
[sweep]: sweep deleted 35 signals and 8 usage boxes.
                          The model has 20 signals, 10 usage boxes and 18 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input num_dcd_q(1)
[trestructure]: (W) Covering is invalid due to electrical violation at input num dcd a(0)
[trestructure]: (W) Covering is invalid due to electrical violation at input ia_to_if_q
[trestructure]: (W) Covering is invalid due to electrical violation at input mia_to_if_q
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                          The model has 22 signals, 14 usage boxes and 20 connections.
[unpadnet]: Removed 7 IOPADs.
[cleanup]: 4 boxes disconnected
[sweep]: sweep deleted 4 signals and 0 usage boxes.
                         The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 5 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 32 signals and 2 usage boxes.
```

```
The model has 13 signals, 5 usage boxes and 11 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input ireg_valid&0
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 7 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
finvreml: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 20 signals, 12 usage boxes and 18 connections.
[unpadnet]: Removed 7 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
                         The model has 11 signals, 3 usage boxes and 9 connections.
[Hdecompose]: Inserted 9 pairs of double inverters.
[cleanup]: 50 boxes disconnected
[sweep]: sweep deleted 31 signals and 6 usage boxes.
                         The model has 18 signals, 10 usage boxes and 16 connections.
Itrestructure: (W) Covering is invalid due to electrical-violation at input op_cmp_raw&0
[trestructure]: (W) Covering is invalid due to electrical violation at input frc_blk_1cyc_q
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 3 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 8 signals, 4 usage boxes and 6 connections.
[unpadnet]: Removed 3 IOPADs.
[cleanup]: 0 boxes disconnected
```

```
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 5 signals, 1 usage boxes and 3 connections.
[Hdecompose]: Inserted 3 pairs of double inverters.
[cleanup]: 7 boxes disconnected
[sweep]: sweep deleted 6 signals and 0 usage boxes.
                       The model has 5 signals, 1 usage boxes and 3 connections.
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 4 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
    The model has 12 signals, 7 usage boxes and 10 connections.
[unpadnet]: Removed 4 IOPADs.
                                [cleanup]: 2 boxes disconnected [sweep]: sweep deleted 2 signals and 0 usage boxes.
The model has 6 signals, 1 usage boxes and 4 connections.
[Hdecompose]: Inserted 4 pairs of double inverters.
[cleanup]: 16 boxes disconnected
[sweep]: sweep deleted 12 signals and 2 usage boxes.
                       The model has 8 signals, 3 usage boxes and 6 connections.
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[padnet]: Added 4 IOPADs.
>>]: nextbox( genmark() );
>>]: nextnet( geninv() );
>>]: nextbox( twoin() onein() invrem() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 14 signals, 9 usage boxes and 12 connections.
[unpadnet]: Removed 4 IOPADs.
[cleanup]: 2 boxes disconnected
[sweep]: sweep deleted 2 signals and 0 usage boxes.
```

```
[Hdecompose]: Inserted 2 pairs of double inverters.
[cleanup]: 11 boxes disconnected
[sweep]: sweep deleted 8 signals and 5 usage boxes.
                        The model has 10 signals, 5 usage boxes and 8 connections.
[trestructure]: (W) Covering is invalid due to electrical violation at input blk_mcend_q
[ET-0112]: Deleting timing for design: TRESTRUCT, analysis mode:default, and below.
[trestructure]: Rebuilt 0 logic trees
[trestructure]: Execution time was 22.9 seconds.
         > sweep
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1129 signals, 906 usage boxes and 1744 connections.
         > hide -clear -cells { "cs_invvn" }
         > find cell cs_invvn*
         > hide -clear -cells {cs_invvn01b cs_invvn01c cs_invvn01d ...
         > hide -clear -cells { "cs nnd2n" }
         > find cell cs nnd2n*
         > hide -clear -cells {cs_nnd2n02b cs_nnd2n02c cs_nnd2n02d ...
         > hide -clear -cells { "cs_nnd3n" }
> find cell cs_nnd3n*
         > find cell cs nnd3n*
         > hide -clear -cells {cs_nnd3n02b cs_nnd3n02c cs_nnd3n02d ...
         > hide -clear -cells { "cs_nnd4n" }
> find cell cs_nnd4n*
         > find cell cs nnd4n*
         > hide -clear -cells {cs_nnd4n03b cs_nnd4n03c cs_nnd4n03d ...
        > hide -clear -cells { "cs_nor2n" }
         > find cell cs_nor2n*
         > hide -clear -cells {cs_nor2n02b cs_nor2n02c cs_nor2n02d ...
         > hide -clear -cells { "cs_nor3n" }
> find cell cs_nor3n*
         > hide -clear -cells {cs_nor3n03b cs_nor3n03c cs_nor3n03d ...
         > hide -clear -cells { "cs_ao12n" }
         > find cell cs_ao12n*
         > hide -clear -cells {cs_ao12n03b cs_ao12n03c cs_ao12n03d ...
         > hide -clear -cells { "cs_ao21n" }
         > find cell cs_ao21n*
         > hide -clear -cells {cs_ao21n03b cs_ao21n03c cs_ao21n03d ...
         > hide -clear -cells { "cs_ao22n" }
         > find cell cs_ao22n*
         > hide -clear -cells {cs_ao22n03b cs_ao22n03c cs_ao22n03d ...
         > hide -clear -cells { "cs oa12n" }
         > find cell cs oa12n*
         > hide -clear -cells {cs_oa12n03b cs_oa12n03c cs_oa12n03d ...
         > hide -clear -cells { "cs_oa21n" }
         > find cell cs_oa21n*
         > hide -clear -cells {cs oa21n03b cs_oa21n03c cs_oa21n03d ...
         > hide -clear -cells { "cs_oa22n" }
         > find cell cs oa22n*
         > hide -clear -cells {cs_oa22n03b cs_oa22n03c cs_oa22n03d ...
         > hide -clear -cells { "cs_buffe" }
         > find cell cs buffe*
         > hide -clear -cells {cs_buffe01a cs_buffe02a cs_buffe03a ...
         > hide -clear -cells { "cs_xbo2n" }
          > find cell cs_xbo2n*
```

The model has 8 signals, 3 usage boxes and 6 connections.

```
> hide -clear -cells {cs_xbo2n01b cs_xbo2n01c cs_xbo2n01d ...
> hide -clear -cells { "cs_xbn2n" }
> find cell cs_xbn2n*
> hide -clear -cells {cs_xbn2n01b cs_xbn2n01c cs_xbn2n01d ...
 > hide -clear -cells { cs_ao12f }
 > find cell cs ao12f*
 > hide -clear -cells {cs_ao12f03b cs_ao12f03c cs_ao12f03d ...
 > hide -clear -cells { cs_nnd2f cs_nnd2w }
 > find cell cs_nnd2f*
 > hide -clear -cells {cs_nnd2f02b cs_nnd2f02c cs_nnd2f02d ...
 > find cell cs_nnd2w*
 > hide -clear -cells {cs_nnd2w02b cs_nnd2w02c cs_nnd2w02d ...
 > hide -clear -cells { cs_nnd3f cs_nnd3h cs_nnd3w cs_nnd3y }
 > find cell cs nnd3f*
 > hide -clear -cells {cs_nnd3f02b cs_nnd3f02c cs_nnd3f02d ...
 > find cell cs nnd3h*
 > hide -clear -cells {cs_nnd3h02b cs_nnd3h02c cs_nnd3h02d ...
 > find cell cs nnd3w*
 > hide -clear -cells {cs_nnd3w02b cs_nnd3w02c cs_nnd3w02d ...
 > find cell cs_nnd3y*
 > hide -clear -cells {cs_nnd3y02b cs_nnd3y02c cs_nnd3y02d ...
 > hide -clear -cells { cs_nor2f cs_nor2w }
 > find cell cs_nor2f*
 > hide -clear -cells {cs_nor2f02b cs_nor2f02c cs_nor2f03b ...
 > find cell cs_nor2w*
 > hide -clear -cells {cs_nor2w02b cs_nor2w02c cs_nor2w02d ...
 > hide -clear -cells { cs_nor3f cs_nor3h }
 > find cell cs nor3f*
 > hide -clear -cells {cs_nor3f03b cs_nor3f03c cs_nor3f03d ...
 > find cell cs_nor3h*
> hide -clear -cells {cs_nor3h03b cs_nor3h03c cs_nor3h03d ...___
 > hide -clear -cells { cs_oa12f }
 > find cell cs_oa12f*
 > hide -clear -cells {cs_oa12f03b cs_oa12f03c cs_oa12f03d ...
 > hide -clear -cells { "cs_invvv" }
 > find cell cs_invvv*
 > hide -clear -cells {cs_invvv01b cs_invvv01c cs_invvv01d ...
 > hide -clear -cells { cs_ao12v cs_ao12g }
 > find cell cs_ao12v*
 > hide -clear -cells {cs_ao12v03b cs_ao12v03c cs_ao12v03d ...
 > find cell cs ao12q*
 > hide -clear -cells {cs_ao12g03b cs_ao12g03c cs_ao12g03d ...
 > hide -clear -cells { cs_nnd2v cs_nnd2g cs_nnd2x }
 > find cell cs_nnd2v*
 > hide -clear -cells {cs_nnd2v02b cs_nnd2v02c cs_nnd2v02d ...
 > find cell cs_nnd2g*
 > hide -clear -cells {cs_nnd2g02b cs_nnd2g02c cs_nnd2g02d ...
 > find cell cs_nnd2x*
 > hide -clear -cells {cs_nnd2x02b cs_nnd2x02c cs_nnd2x02d ...
 > hide -clear -cells { cs_nnd3v cs_nnd3g cs_nnd3i cs_nnd3x...
 > find cell cs nnd3v*
 > hide -clear -cells {cs_nnd3v02b cs_nnd3v02c cs_nnd3v02d ...
 > find cell cs nnd3a*
 > hide -clear -cells {cs_nnd3g02b cs_nnd3g02c cs_nnd3g02d ...
 > find cell cs nnd3i*
```

```
> hide -clear -cells {cs nnd3i02b cs_nnd3i02c cs_nnd3i02d ...
          > find cell cs nnd3x*
          > hide -clear -cells {cs_nnd3x02b cs_nnd3x02c cs_nnd3x02d ...
          > find cell cs nnd3z*
          > hide -clear -cells {cs_nnd3z02b cs_nnd3z02c cs_nnd3z02d ...
          > hide -clear -cells { cs_nnd4v }
          > find cell cs_nnd4v*
          > hide -clear -cells {cs nnd4v03b cs nnd4v03c cs_nnd4v03d ...
          > hide -clear -cells { cs_nor2v cs_nor2g cs_nor2x }
          > find cell cs nor2v*
          > hide -clear -cells {cs_nor2v02b cs_nor2v02c cs_nor2v02d ...
          > find cell cs_nor2g*
          > hide -clear -cells {cs_nor2g02b cs_nor2g02c cs_nor2g03b ...
          > find cell cs_nor2x*
          > hide -clear -cells {cs_nor2x02b cs_nor2x02c cs_nor2x02d ...
          > hide -clear -cells { cs_nor3v cs_nor3g cs_nor3i }
          > find cell cs_nor3v*
          > hide -clear -cells {cs nor3v03b cs_nor3v03c cs_nor3v03d ...
          > find cell cs nor3a*
          > hide -clear -cells {cs_nor3g03b cs_nor3g03c cs_nor3g03d ...
          > find cell cs_nor3i*
          > hide -clear -cells {cs nor3i03b cs_nor3i03c cs_nor3i03d ...
          > hide -clear -cells { cs_oa12v cs_oa12g }
          > find cell cs_oa12v*
          > hide=clear -cells {cs_oa12v03b cs_oa12v03c cs_oa12v03d ...
          > find cell cs oa12g*
          > hide -clear -cells {cs_oa12g03b cs_oa12g03c cs_oa12g03d
       > tc_parm OFFSET(0)
      > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1)
[tc parm]: [set benefit per unit cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc parm]: [set benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
        > critical texpao(SCORE(ALL), PUSH, RE_POWER, FASTEST, SORT_PI...
critical( texpao(SCORE(ALL), PUSH, RE_POWER, FASTEST, SORT_PINS, NO_VIOLATIONS) );
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
-1859.99 Avg: -164.32
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[texpao]: applied 0 times
[texpao]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
          > critical texpand(SCORE(ALL), PUSH, RE_POWER, INC, SORT_PINS,...
critical(
texpand(SCORE(ALL), PUSH, RE_POWER, INC, SORT_PINS, SIMILAR, VIEW(TRULE_BASE_AUTOGEN)
,NO_VIOLATIONS));
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
[texpand]: setting SCORE option to ALL.
[texpand]: setting PUSH option.
[texpand]: setting RE_POWER option.
[texpand]: setting INC mode.
```

```
[texpand]: setting SORT_PINS option.
                [texpand]: setting SIMILAR option.
                [texpand]: explicit VIEWs used.
                [texpand]: setting NO_VIOLATIONS option.
                -1859.99 Avg: -164.32
                [texpand]: TRULE view TRULE_BASE_AUTOGEN was found.
                -1859.99 Avg: -164.32
                ArrayNum: 6 ArrayMax: 906
                Pattern hint flag is inactive
                [cleanup]: 0 boxes disconnected
                [texpand]: Execution time was 0.0 seconds.
                [BD-502600]: 0 gates checked and 0 expanded.
                [BD-502000]: Called transforms 6 times and applied 0 of them.
                            > tc parm REGALL
                            > critical repower(SCORE(ALL),INC,NO_VIOLATIONS)
                critical( repower(SCORE(ALL),INC,NO_VIOLATIONS) );
                -1859.99 Avg: -164.32
                maximum area for proto box IDCDSUC is 4664
                repower: setting SCORE option to ALL.
                repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1859 99 Avg: -164 32
repower: setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
> echo {doing last techredund}
doing last techredund
> traceset {syntrace HOWMANY}
[traceset]: trace string = syntrace HOWMANY
[tracing]: set trace variable syntrace to 20

> str_parm tgfs_effort
> is_parm no_tech_redund
                        > is_parm no_tech_redund
> is_parm remove_redundant_regs
                          > make_constants_in nonreg_only
                         > ignore_trivial_expansions EQNVIEW
                          > expansions_from_tib EQNVIEW
                          > expansions_from_eqn EQNVIEW
                          > copy_def_to_proto EQNVIEW
                          > apply decide boolean(EQNVIEW)
                generated 1 paths in 70 milliseconds
                         > apply Hstructure(EQNVIEW)
                generated 1 paths in 30 milliseconds
                         > gen_nonreg_tib_expns TIB_EXPANSIONS
                         > apply Hunstructure()
                         > expandable_name
                               > set_nochange
                               > constmod
                               > is_parm keep_bad_pgroups
                                > bad_pgroups_expandable
                               > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
                >>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
                VIEW(EQNVIEW)) );
```

```
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[BD-354200]: Selected 0 out of 906 objects as matching keyword criteria.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                      The model has 1129 signals, 906 usage boxes and 1744 connections.
[simple_expand]: Modfied 0 gates.
            > nextbox_with_test {test_key( SYN_H_modified_box ) simpl...
>>]: nextbox_with_test( test_key( SYN_H_modified_box ) simple_expand( PREFIX( HTGFS )
VIEW(TIB_EXPANSIONS)) );
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[BD-354200]: Selected 0 out of 906 objects as matching keyword criteria.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes:
                      The model has 1129 signals, 906 usage boxes and 1744 connections.
[simple_expand]: Modfied 0 gates.
> headless
[headless]: Removed 0 boxes
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1129 signals, 906 usage boxes and 1744 connections.
             > cleanse1
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1129 signals, 906 usage boxes and 1744 connections.
>>1: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
            > nochange
```

```
> set_nochange
         > apply {Hstructure( EQNVIEW TIB_EXPANSIONS)}
generated 1 paths in 60 milliseconds
         > rtolbox {Htgfsredund( 100 )}
>>]: rtolbox( Htgfsredund( 100 ) );
[BD-330500]: Out of 2890 faults found 0 redundancies, eliminated 0, could not decide 0 in 2 seconds.
         > apply Hunstructure()
         > nochange
        > DeleteAllProtosUnderView TIB_EXPANSIONS
[SRULE-17175]: Deleted 5 Proto Boxes
        > randsim q
>>]: randsim( q );
       > randsim q
>>]: randsim( q );
       > is_parm keep_bad_pgroups
    > copyinfo
    > fix_bad_pgroups
[BD-82400]: Added 0 terminators, deleted 0 pins and tied 0 pins.
       > basetype
l >>]: nextbox_with_test( test_syn_hide(!HIDE_MAP),genmark );
[test_syn_hide]: Number of objects selected was 906 of 906 checked.
| >>]: nextnet( geninv );
> copyinfo
   > nextbox {mapprim, mapterm}
[ >>]: nextbox( mapprim, mapterm ); [mapprim]: Execution time was 0.0 seconds.
[BD-83600]: 0 terminators processed 0 dummy nets removed.
       > cleanse
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                      The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cte]: Removed 0 boxes.
[cte]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                      The model has 1129 signals, 906 usage boxes and 1744 connections.
[cleanup]: 0 boxes disconnected
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                      The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
```

```
[twoin]: Execution time was 0.0 seconds.
       > nextbox tchname(NOERR)
>>1: nextbox( tchname(NOERR) );
NOERR option set
[BD-85300]: Looked at 906 gates, bound 0, 0 had hints.
[tchname]: Execution time was 0.0 seconds.
Pattern hint flag is inactive
       > cleanse
Removed 0 boxes[sweep]: sweep deleted 0 signals and 0 usage boxes.
                     The model has 1129 signals, 906 usage boxes and 1744 connections.
[
>>1: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
[onein]: Execution time was 0.0 seconds.
[BD-40550]: Removed 0 redundant pins.
[twoin]: Execution time was 0.0 seconds.
[cte]: Removed 0 boxes.
[cte]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                     The model has 1129 signals, 906 usage boxes and 1744 connections.
[cleanup]: 0 boxes disconnected [sweep]: sweep deleted 0 signals and 0 usage boxes.
The model has 1129 signals, 906 usage boxes and 1744 connections.

[
>>]: nextbox( twoin() );
[BD-40550]: Removed 0 redundant pins.
> has children CONSTANT
         > tiegen FOLIM(8)
       > tc_parm WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1).RE...
[tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
[tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
[tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
[tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
       > compare_key_slack_limit TIME_REDUND
-1859.99 Avg: -164.32
comparing keyed new slack -1859.9940 to keyed saved slack
> reset_key_slack_limit TIME_REDUND
-1859.99 Avg: -164.32
resetting keyed current slack to -1859.9940
        > critical tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS)
critical( tswap(SCORE(ALL),ACTUAL,TWO_LEVEL,NO_VIOLATIONS) );
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
setting SCORE option to ALL.
setting ACTUAL option.
setting TWO LEVEL option.
```

```
setting NO_VIOLATIONS option.
  -1859.99 Avg: -164.32
  ArrayNum: 6 ArrayMax: 906
  [BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
  [tswap]: Execution time was 0.1 seconds.
  [BD-502000]: Called transforms 6 times and applied 0 of them.
           > critical {repower(SCORE(ALL),INC ,NO VIOLATIONS)}
  -1859.99 Avg: -164.32
  maximum area for proto box IDCDSUC is 4664
  repower: setting SCORE option to ALL.
  repower: setting INC mode.
  repower: setting NO_VIOLATIONS option.
  -1859.99 Avg: -164.32
  ArrayNum: 6 ArrayMax: 906
  [BD-500026]: repower was applied 0 times.
  [repower]: Execution time was 0.0 seconds.
  [BD-502000]: Called transforms 6 times and applied 0 of them.
         > compare_key_slack_limit TIME_REDUND
  -1859.99 Avg: -164.32
  comparing keyed new slack -1859.9940 to keyed saved slack -1841.3940
         > delete_key_slack_limit TIME REDUND
         > quick onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
 >>]: [quick]:( onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
-1859.99 Avg: -164.32
                         resident de la companya de la compa
 [onebuff]: setting SCORE option to ALL:
[onebuff]: setting RE_POWER option.
  [onebuff]: setting INC mode.
 [onebuff]: setting NO_VIOLATIONS option.
  maximum area for proto box IDCDSUC is 4664
[quick]: Number of boxes to process is 906.
[quick]: Number of boxes processed is 0.
-1859 99 Avg: -164.32
  -1859.99 Avg: -164.32
  [onebuff]: was applied 0 times
       > quick dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS)
  >>]: [quick]:( dinv(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS) );
  -1859.99 Avg: -164.32
  setting SCORE option to ALL.
  setting RE POWER option.
  setting INC mode.
  setting NO_VIOLATIONS option.
  -1859.99 Avg: -164.32
  maximum area for proto box IDCDSUC is 4664
  [quick]: Number of boxes to process is 906.
  [quick]: Number of boxes processed is 0.
  -1859.99 Avg: -164.32
  [BD-500500]: Moved 0 sinks and removed 0 inverters.
        > critical repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCO...
  repower(SCORE(ALL),INC,NO_VIOLATIONS),clone(SCORE(ALL),ACTUAL,RE_POWER,INC,NO_VIOL
  ATIONS), fantom(LIMITED), faninv(LIMITED));
  -1859.99 Avg: -164.32
```

```
maximum area for proto box IDCDSUC is 4664
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
setting SCORE option to ALL.
setting ACTUAL option.
setting RE_POWER option.
setting INC mode.
setting NO_VIOLATIONS option.
fantom: Found 152 valid buffers or inverters.
[BD-500718]: fantom too many buffers and/or inverters 152, may slow down optimizations.
[BD-500704]: (W) No noninverting buffers in technology, serial buffer insertion will not be done.
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.0 seconds.
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.1 seconds.
[BD-500700]: Added 0 buffers.
[fantom]: Execution time was 0.0 seconds.
[BD-500701]: Added 0 inverters.
[faninv]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 24 times and applied 0 of them.
      > nextbox synexpand(XPANDVIEW)
>>]: nextbox( synexpand(XPANDVIEW) );
l >>]: nextbox( SASname(RESTORE) ); [synsasname]: Restored 0 RDVDT
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                        The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
        > reset_critical_slack_limit
-1859.99 Avg: -164.32
resetting the current slack to -1859.9940
        > critical tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATI...
critical( tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
setting SCORE option to ALL.
setting ESTIMATED option.
setting TWO_LEVEL option.
setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
Itswapl: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
```

```
> tc_parm REGALL
         > repower_paths FUZZY(0.02)
initial slack is -1860
after repower paths slack is -1860
         > critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS), re...
critical( repower(SCORE(ALL ), INC , NO VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.3 seconds.
[repower]: Execution time was 0.3 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.3 seconds.

[BD 502000]: Collect transforms 10 times and applied 0 of the
[BD-502000]: Called transforms 12 times and applied 0 of them.

> compare_critical_slack_limit
-1859.99 Avg: -164.32 comparing new slack -1859.9940 to saved slack -1841.3940 > tc_parm {SLEW_LIM(120),CAP_LIM(120), SINK_LIM(120)}
       > tc_parm {SLEW_LIM(120),CAP_LIM(120), SINK_LIM(120)}
> critical onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS),...
onebuff(SCORE(ALL),RE_POWER,INC,NO_VIOLATIONS),dinv(SCORE(ALL),RE_POWER,INC,NO_VI
OLATIONS) );
-1859.99 Avg: -164.32
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
[onebuff]: setting SCORE option to ALL.
[onebuff]: setting RE_POWER option.
[onebuff]: setting INC mode.
[onebuff]: setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
setting SCORE option to ALL.
setting RE_POWER option.
setting INC mode.
setting NO VIOLATIONS option.
-1859.99 Avg: -164.32
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[onebuff]: was applied 0 times
[BD-500500]: Moved 0 sinks and removed 0 inverters.
[BD-502000]: Called transforms 12 times and applied 0 of them.
       > tc_parm {SLEW_LIM(100), CAP_LIM(100), SINK_LIM(100)}
       > critical clone(SCORE(ALL), ACTUAL, RE_POWER, FASTEST, NO_VIO...
critical( clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS) );
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
setting SCORE option to ALL.
setting ACTUAL option.
setting RE_POWER option.
```

```
setting FASTEST mode.
setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
ArrayNum: 6 ArrayMax: 906
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
             > pushxor NUM_CLUSTERS(8)
             > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
             for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:08:17 1999
Part: IDCDSUC
                                                                         EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                                                  Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                                             Max. Endpoints: 3
Sort Field: Slack
                                              Abbreviation Comparison/Description
  Cause of Slack
  Slack Continuation SlkCont
Required Arrival Time RAT
                                                                     Slack due to a point downstream on path
                                                                ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
  Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
                                                                                                                                and the second of the second o
TIME)
                                                                       ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                                                 ClkGSet
  Clock Gating Setup
ARRIVAL TIME + ADJUST )
                                                                      ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
  Clock Gating Hold
                                                ClkGHld
                                                                           and a second second to the second second
ARRIVAL TIME + ADJUST)
                                                     CIKTPW: ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
  Clock Tree Pülse Width
TRAILING EDGE)
                                        Setup ---- ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
  Setup
ADJUST)
                                                          ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                                       Hold
  Hold
ADJUST)
                                                                    ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                                              EndOfC
  EndOfCycle
ADJUST..)...
                                                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                                                 CIkPW
  ClockPulseWidth
 TRAILING EDGE )
                                                                     ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
                                                ClkSep
   ClockSeparation
 ARRIVAL TIME + ADJUST )
                                                             ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                                        ALTest
  Loop
 CLOCK + ADJUST )
                                                                     Slack discontinuity due to failed test
   Arrival Time Limiting
                                                ATLimit
                                                                                                                                          Delay/ Failed Test/
     Num/
                                                                     LimitedAT/
                                                                                          AT Slack Slew CL FO Cell
                                                                                                                                                          P Func T.Adj
     Test PinName
                                                                    E Phase
 NetName
                                                                                           2859 -1860 3626 1011 1 PO
                                                                                                                                                                              0
                                                                      R C3+R
         1 dcd_succ_last_t1
 dcd_succ_last_t1
                                                                           999
 RAT
                                                                                            2859 -1860 3626 1011 1 IOPAD
                                                                                                                                                                      IOPAD
  ----> BOX714/OUT
                                                                        R C3+R
```

0 dcd_succ_last_t1

> BOX714/IN 0 dcd_succ_last_t1&0	R C3+R	2859 -1860 3626 1011 1 IOPAD IOPAD
> C167/y 0 dcd_succ_last_t1&0	R C3+R	2859 -1860 3626 1011 1 cs_invvn 01c NOT
> C167/a 1780 N675	F C3+R	1079 -1860 30 139 4 cs_invvn 01c NOT
>{a} C2738/y 0 N675	FC3+R	1079 -1860 30 139 4 cs_nnd2w 14b NAND
> C2738/a 22 last_cycle	R C3+R	1057 -1860 36 111 1 cs_nnd2w 14b NAND
>{b} C2487/y 0 last_cycle	R C3+R	1057 -1860 36 111 1 cs_nnd2w 14e NAND
> C2487/a 23 N1587	F C3+R	1035 -1860 21 142 3 cs_nnd2w 14e NAND
> C1952/y N1587	F C3+R	1035 -1860 21 142 3 cs_invvv 19b NOT 0
> C1952/a 11 num_dcd_cyl&0(1)	R C3+R	1024 -1860 80 319 1 cs_invvv 19b NOT
> BOX679/OUT	R C3+	R 1024 -1860 80 319 1 IOPAD IOPAD
> BOX679/IN	R C3+R	1024 -1860 80 319 1 IOPAD IOPAD 0
> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+	R 1024 -1860 80 319 1 PI

2 iu reset op c t1	R C3+R 2671 -1672 3658 1011 1 PO0
RAT	
> BOX716/OUT	R C3+R 2671 -1672 3658 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	the second of
> BOX716/IN	R C3+R 2671 -1672 3658 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	and the second of the second o
>{a} C2393/y	R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	
> C2393/a	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
2104 gbfonet_6	Carlos Commencer Com
> gbfocell_6/y	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
0 gbfonet_6	D 00 D 400 4070 000 40 4 1 00 107
> gbfocell_6/a	R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
77 N2031	D.CO. D. 400 4070 000 40 4 mode 00 NAND
>{b} C2162/y 0 N2031	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
> C2162/b	F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q	1 C3+11 336 -1072 144 210 5 C5_1110311 U2C NAIND
> rcvry_reset.reg_n.lat_0/l2_out	t_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
SRL 0 rcvry_reset_q	1 00111 000 1072 144 210 3 CI_IIIVVII 070
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	or in order
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	· · · · · · · · · · · · · · · · · · ·

⁵⁰ NET1056

Setup local_milli_t2.reg_n.lat_0/c1	F C	3- 160	60	238 14 cl_invvn	07c
1200 slow_mode.c1_4	F C3+R	2922 -1612	96	92 3 cs_nnd3z	OZC NAND
>{a} BOX789/y 0 NET1056	r Co+n	2922 -1012	30	32 0 C3_IIIIG02	OTCHAND
> BOX789/a	R C3+R	2862 -1612	120	32 1 cs_nnd3z	07c NAND
60 NET1054	11 00	2002 1012	0	02 . 00002	
>{b} BOX785/y	R C3+R	2862 -1612	120	32 1 cs_nnd2f	03c NAND
0 NET1054				_	
> BOX785/a	F C3+R	2781 -1612	158	19 1 cs_nnd2f	03c NAND
81 N1866					
>{c} C2555/y	F C3+R	2781 -1612	158	19 1 cs_ao12n	03c AOI
0 N1866					
> C2555/b	R C3+R	2671 -1612	3658	1044 3 cs_ao12n	03c AOI
110 iu_reset_op_c_t1&0					00 NAND
>{d} C2393/y	R C3+R	2671 -1672	3658	1044 3 cs_nnd2r	1 02c NAND
0 iu_reset_op_c_t1&0	F 00 - D	F00 4070	400		OO ALAND
> C2393/a	F C3+R	500 -10/2	109	96 6 cs_nnd2n	UZC NAND
2104 gbfonet_6	F C3+R	566 -1670 ·	100	196 6 cs_invvn (noc NOT
> gbfocell_6/y 0 gbfonet_6	r Co+n	300 -1072	109	190 0 03_1110011 1	090 140 1
> gbfocell_6/a	R C3+R	490 -1672	206	43 1 cs_invvn - (9c NOT
77 N2031	11 00 111	100 1012		-,	
>{e} C2162/y	R C3+R	490 -1672	206	43° 1 cs_nnd3n	02c NAND
0 N2031					
> C2162/b	F C3+R	358 -1672	144 2	216 5 cs_nnd3n	02c NAND
132 rcvry_reset_q		er geregen er seigen er	-		
> rcvry_reset.reg_n.lat_0/l2_out	_n. F	C3+R 358 -	1672	144 216 5 cl_ir	nvvn 07d
SRL 0 rcvry_reset_q		and water in the large of the			
> rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N/0	C 60) 222 13 cl_invvn	07d SRL
198 slow_mode.c2_1	Б.С	100 N		20 000 40 ab all	20 4 LCB
> slow_mode.clockblock/c2	- HC	√3+ 10U N	//C (60 222 13 cb_clk	_02_1 LUB
0 slow_mode.c2_1					

```
> tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),RELATIVE_OFF...
       > noncritical onebuff(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_...
[onebuff]: setting SCORE option to ALL.
[onebuff]: setting RE_POWER option.
[onebuff]: setting LOWEST mode.
[onebuff]: setting WORST option.
[onebuff]: setting NO_VIOLATIONS option.
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
-1859.99 Avg: -164.32
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 906.
[noncritical]: Number of boxes processed is 0.
-1859.99 Avg: -164.32
[onebuff]: was applied 0 times
       > noncritical dinv(SCORE(ALL),RE_POWER,LOWEST,WORST,NO_VIO...
setting SCORE option to ALL.
setting RE_POWER option.
setting LOWEST mode.
setting WORST option.
```

setting NO_VIOLATIONS option.

```
-1859.99 Avg: -164.32
maximum area for proto box IDCDSUC is 4664
-1859.99 Avg: -164.32
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 906.
[noncritical]: Number of boxes processed is 0.
-1859.99 Avg: -164.32
[BD-500500]: Moved 0 sinks and removed 0 inverters.
      > write_end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:08:18 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                    EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                 Max. Slack: 1.13427E+38
Sort Field: Slack
                              Max. Endpoints: 3
 Cause of Slack
                       Abbreviation Comparison/Description
 Slack Continuation
                        SlkCont
                                  Slack due to a point downstream on path
 Required Arrival Time
                       RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Asserted Required Arrival Time AssrtRAT
                                       ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                        ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                      CIKGHID (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                          CIKTPW: ... (:CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
Setup
                    Setup COUNTAINE + SETUP < CLOCK ARRIVAL TIME +
ADJUST)
 Hold
                   Hold
                            ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST)
 EndOfCycle
                      EndOfC
                                 ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
 ClockPulseWidth
                        ClkPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
                       ClkSep
 ClockSeparation
                                  ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
 Loop
                   ALTest
                              ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
CLOCK + ADJUST)
 Arrival Time Limiting
                       ATLimit
                                  Slack discontinuity due to failed test
  Num/
                                 LimitedAT/
                                                                    Delay/ Failed Test/
  Test PinName
                                 E Phase
                                            AT Slack Slew CL FO Cell
                                                                           P Func T.Adi
NetName
    1 dcd_succ_last_t1
                                  R C3+R
                                            2859 -1860 3626 1011 1 PO
                                                                                     0
dcd_succ_last_t1
RAT
                                    999
----> BOX714/OUT
                                   R C3+R
                                             2859 -1860 3626 1011 1 IOPAD
                                                                                 IOPAD
```

0 dcd_succ_last_t1

> BOX714/IN	R C3+R	2859 -1860	3626	1011 1 IOPAD	IOPAD	
0 dcd_succ_last_t1&0 > C167/y	R C3+R	2859 -1860 3	626 1	011 1 cs_invvn	01c NOT	
0 dcd_succ_last_t1&0 > C167/a	F C3+R	1079 -1860	30 13	39 4 cs_invvn	01c NOT	
1780 N675 >{a} C2738/y	F C3+R	1079 -1860	30	139 4 cs_nnd2w	14b NAND	
0 N675 > C2738/a	R C3+R	1057 -1860	36 1	11 1 cs_nnd2w	14b NAND	
22 last_cycle >{b} C2487/y	R C3+R	1057 -1860	36	111 1 cs_nnd2w	14e NAND	
0 last_cycle > C2487/a	F C3+R	1035 -1860	21 1	42 3 cs_nnd2w	14e NAND	
23 N1587 > C1952/y	FC3+R	1035 -1860	21 1	42 3 cs_invvv	19b NOT	0
N1587 > C1952/a	R C3+R	1024 -1860	80 3	319 1 cs_invvv	19b NOT	
11 num_dcd_cyl&0(1) > BOX679/OUT	R C3+	R 1024 -1860	0 80	319 1 IOPAD	IOPAD	-
0 num_dcd_cyl&0(1) > BOX679/IN	R C3+R	1024 -1860	80	319 1 IOPAD	IOPAD	0
num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)					0	- : -

2 iu_reset_op_c_t1	B C3+B	26	71 -167	72 365	58 - 1011	1. PO::	,445 to 1 0 1.
iu_reset_op_c_t1				,		a francisco aces	ter is associate
RAT	999				-	0	
> BOX716/OUT	R C3+F	20	67116	672 36	558 101	1 1 IOPA	IOPAD
0 iu_reset_op_c_t1			. :				
> BOX716/IN	R-C3+R	267	'1 -167	2 365	8 1044	3 IOPAD	IOPAD
0 iu_reset_op_c_t1&0		•					
>{a} C2393/y	R C3+R	2671	I -1672	3658	1044	3 cs_nnd2	2n 02c NAND
0 iu_reset_op_c_t1&0							
> C2393/a	F C3+R	566	-1672	109	196 6 d	s_nnd2n	02c NAND
2104 gbfonet_6							
> gbfocell_6/y	F C3+R	566	-1672	109	196 6	cs_invvn	09c NOT
0 gbfonet_6							00 NOT
> gbfocell_6/a	R C3+R	490	-1672	206	43 1 0	cs_invvn	09c NOT
77 N2031						10	OO - NIAND
>{b} C2162/y	R C3+R	490	-1672	206	43 1 (cs_nna3n	02c NAND
0 N2031			4070		040 5		OO - NIANID
> C2162/b	FC3+R	358	-16/2	144	216 50	cs_nna3n	02c NAND
132 rcvry_reset_q			050	4070	444	040 5 4	inuam 07d
> rcvry_reset.reg_n.lat_0/l2_out	_n + (23+R	358	-16/2	144	210 5 CI_	_invvn 07d
SRL 0 rcvry_reset_q	D 00		400	WC 6	-0 000	12 al inve	m 07d SDI
> rcvry_reset.reg_n.lat_0/c2	R C3	+	160 N	V/C 6	00 222	13 CI_IIIV	vn 07d SRL
198 slow_mode.c2_1	D 0	٥.	100	NI/C	60 00	0 12 ob o	JL 22 1 ICB
> slow_mode.clockblock/c2	HC	3+	160	N/C	00 22	.2 13 00_0	lk_32_1 LCB
0 slow_mode.c2_1							
1110							

Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4	FC	3- 160	60	238 14 cl_invvn	07c
>{a} BOX789/y 0 NET1056	F C3+R	2922 -1612	96	92 3 cs_nnd3z	07c NAND
> BOX789/a 60 NET1054	R C3+R	2862 -1612	120	32 1 cs_nnd3z	07c NAND
>{b} BOX785/y 0 NET1054	R C3+R	2862 -1612	120	32 1 cs_nnd2f	03c NAND
> BOX785/a 81 N1866	F C3+R	2781 -1612	158	19 1 cs_nnd2f	03c NAND
>{c} C2555/y 0 N1866	F C3+R	2781 -1612	158	19 1 cs_ao12n	03c AOI
> C2555/b 110 iu_reset_op_c_t1&0	R C3+R	2671 -1612	3658	1044 3 cs_ao12n	03c AOI
	R C3+R	2671 -1672	3658	1044 3 cs_nnd2n	02c NAND
>{d} C2393/y 0 iu_reset_op_c_t1&0 > C2393/a 2104 gbfonet_6	FC3+R	566 -1672	109 1	96 6 cs_nnd2n	02c NAND
> gbfocell_6/y					
> gbfocell_6/a 77_N2031	R C3+R	490 -1672	206	43 1 cs_invvn 0	9c NOT
>{e} C2162/y 0 N2031	R C3+R	490 -1672	206	43 1 cs_nnd3n	02c NAND
> C2162/b 132 rcvry_reset_q	F.C3+R	358 -1672 1	144 2	16 5 cs_nnd3n	02c NAND
> rcvry_reset.reg_n.lat_0/l2_out SRL 0 rcvry_reset_q	_n	C3+R 358 -1	1672	144 216 5 cl_in	ovvn 07d
> rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N/C	60	222 13 cl_invvn	07d SRL
> slow_mode.clockblock/c2 0 slow_mode.c2_1	RC	3+ 160 N/	/C 6	0 222 13 cb_clk	_32_1 LCB
-					

> reset_critical_slack_limit

-1859.99 Avg: -164.32

resetting the current slack to -1859.9940

> write_end_point_report -points 5

[ET-0018]: >Begin...New EndPoint Report

for file /tmp/end_point_report..92476.

[ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:08:18 1999

Part: IDCDSUC

Mode: Late Mode / Nominal **EDA EinsTimer EndPoint Report**

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 5

Cause of Slack

Abbreviation Comparison/Description

Slack Continuation SlkCont Slack due to a point downstream on path

Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)

Asserted Required Arrival Time AssrtRAT TIME)

Clock Gating Setup ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK

(ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL

```
ARRIVAL TIME + ADJUST )
                             ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                    ClkGHld
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                               ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                      CIKTPW
 Clock Tree Pulse Width
TRAILING EDGE )
                         ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                Setup
 Setup
ADJUST )
                        ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                Hold
 Hold
ADJUST)
                            ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                   EndOfC
 EndOfCycle
ADJUST)
                    CIKPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 ClockPulseWidth
TRAILING EDGE)
                            ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
                    ClkSep
 ClockSeparation
ARRIVAL TIME + ADJUST )
                        ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                ALTest
 Loop
CLOCK + ADJUST )
                            Slack discontinuity due to failed test
                  ATLimit
 Arrival Time Limiting
                         LimitedAT/ Delay/ Failed Test/
  Num/-
                            E Phase AT Slack Slew CL FO Cell P Func T.Adj.
  Test PinName
NetName
2859 -1860 3626-1011 1 PO
                           · R C3+R
1 dcd_succ_last_t1
                            999
dcd_succ_last_t1
R C3+R 2859 -1860 3626 1011 1 IOPAD
----> BOX714/OUT
0 dcd_succ_last_t1
                          R C3+R 2859 -1860 3626 1011 1 IOPAD IOPAD
----> BOX714/IN
0 dcd succ last_t1&0
                        - R C3+R 2859 -1860 3626 1011 1 cs_invvn 01c NOT
----> C167/y
0 dcd succ_last_t1&0
                                   1079 -1860 30 139 4 cs_invvn 01c NOT
                           FC3+R
----> C167/a
1780 N675
                                    1079 -1860
                                                30 139 4 cs_nnd2w 14b NAND
                            FC3+R
---->{a} C2738/y
0 N675
                                               36 111 1 cs_nnd2w 14b NAND
                                    1057 -1860
                           R C3+R
----> C2738/a
22 last_cycle
                                               36 111 1 cs_nnd2w 14e NAND
                            R C3+R
                                    1057 -1860
---->{b} C2487/y
0 last_cycle
                                               21 142 3 cs_nnd2w 14e NAND
                           FC3+R
                                    1035 -1860
----> C2487/a
23 N1587
                                               21 142 3 cs_invvv 19b NOT
                           FC3+R
                                    1035 -1860
----> C1952/v
N1587
                                                80 319 1 cs_invvv 19b NOT
                           R C3+R
                                    1024 -1860
----> C1952/a
11 num_dcd_cyl&0(1)
                                                  80 319 1 IOPAD
                                      1024 -1860
                                                                    IOPAD
                              RC3+R
----> BOX679/OUT
0 num_dcd_cyl&0(1)
                                     1024 -1860
                                                 80 319 1 IOPAD
                                                                   IOPAD
                                                                           0
                             R C3+R
 ----> BOX679/IN
num_dcd_cyl(1)
                                                  80 319 1 PI
                                                                       0
                                      1024 -1860
                              R C3+R
 ----> num_dcd_cyl(1)
 num_dcd_cyl(1)
```

2 iu_reset_op_c_t1	R C3+R 2671 -1672 3658 1011 1 PO 0
iu_reset_op_c_t1	
RAT	999 0
> BOX716/OUT	R C3+R 2671 -1672 3658 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	
> BOX716/IN	R C3+R 2671 -1672 3658 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	
>{a} C2393/y	R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	
> C2393/a	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
2104 gbfonet_6	
> gbfocell_6/y	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
0 gbfonet_6	
> gbfocell_6/a	R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
77 N2031	
>{b} C2162/y	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
0 N2031	
> C2162/b	F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/l2_out SRL 0 rcvry_reset_q	_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
3 local_milli_t2.reg_n.lat_0/a	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL
50 NET1056	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL
	F.C3- 160 60 238 14 cl_invvn 07c
>{a} BOX789/y	F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
1) NETTOSS	D 00 D 0000 14040 400 400

	> slow_mode.clockblock/c2 0 slow_mode.c2_1	RC	3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
antimak in profitsion	3 local_milli_t2.reg_n.lat_0/a	F C3+	R 2922 -1612 96 92 3 cl_invvn 07c SRL
	50 NET1056	/o1 E C	3- 160 60 238 14 cl_invvn 07c
	1200 slow mode.c1 4	//C1::	3-1 100 m,, 60, 238 14 Cl_INVN 10/C. :
×	>{a} BOX789/y	FC3+R	2922 -1612 96 92 3 cs_nnd3z 07c NAND
a second	0 NET1056		
	> DON109/a	R C3+R	2862 -1612 120 32 1 cs_nnd3z 07c NAND
	60 NET1054		
	>{b} BOX785/y 0 NET1054	R C3+R	2862 -1612 120 32 1 cs_nnd2f 03c NAND
	0 NET1054 > BOX785/a	F C3+R	0701 1610 160 10 1 10 10 10 10 10 10 10 10 10 10 10
	81 N1866	r Co+n	2781 -1612 158 19 1 cs_nnd2f 03c NAND
	>{c} C2555/y	F C3+R	2781 -1612 158 19 1 cs_ao12n 03c AOI
	0 N1866		= 101 101 100 10 1 00 A01
	> C2555/b	R C3+R	2671 -1612 3658 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0		
	>{d} C2393/y	R C3+R	2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
•	0 iu_reset_op_c_t1&0 > C2393/a	E 00 B	500 4070 400 400 4
	2104 gbfonet_6	FC3+R	566 -1672 109 196 6 cs_nnd2n 02c NAND
	> gbfocell_6/y	F C3+R	566 -1672 109 196 6 cs_invvn 09c NOT
	0 gbfonet_6	1 00+11	300 -1072 109 190 0 CS_IIIVVII 09C NOT
	> gbfocell_6/a	R C3+R	490 -1672 206 43 1 cs_invvn 09c NOT
	77 N2031		
	>{e} C2162/y	R C3+R	490 -1672 206 43 1 cs_nnd3n 02c NAND
	0 N2031		
	> C2162/b	F C3+R	358 -1672 144 216 5 cs_nnd3n 02c NAND
	132 rcvry_reset_q		

	> rcvry_reset.reg_n.lat_0/l2_out_n
	SRL 0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2 R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow_mode.c2_1
	> slow_mode.clockblock/c2 R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1
	4 local_milli_t1.reg_n.lat_0/a
	50 NET1056
	Setup local_milli_t1.reg_n.lat_0/c1
	1200 slow_mode.c1_4
	>{a} BOX789/y F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
	0 NET1056> BOX789/a R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND
	60 NET1054
	>{b} BOX785/y R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
	0 NET1054
	> BOX785/a F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND 81 N1866
	>{c} C2555/y F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI
	0 N1866
. 0	> C2555/b R C3+R 2671 -1612 3658 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0>{d} C2393/y R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
- 1	>{d} C2393/y R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND 0 iu_reset_op_c_t1&0
	> C2393/a F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
	2104 gbfonet_6
	> gbfocell_6/y F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
	> gbfocell_6/y
	77 N2031
	>{e} C2162/y R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
	0 N2031 > C2162/b F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
	> C2162/b F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND 132 rcvry_reset_q
	> rcvry_reset.reg_n.lat_0/l2_out_n
	SRL 0 rcvry_reset_q
	> rcvry_reset.reg_n.lat_0/c2 R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow_mode.c2_1> slow_mode.clockblock/c2 R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1
	5 local_milli.reg_n.lat_0/a F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL 50 NET1056
	Setup local_milli.reg_n.lat_0/c1
	slow_mode.c1_2
	>{a} BOX789/y F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
	0 NET1056
	> BOX789/a R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND 60 NET1054
	>{b} BOX785/y R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
	0 NET1054
	> BOX785/a F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND

```
81 N1866
---->{c} C2555/y
                               FC3+R
                                        2781 -1612
                                                    158 19 1 cs_ao12n 03c AOI
0 N1866
----> C2555/b
                              RC3+R
                                        2671 -1612
                                                    3658 1044 3 cs_ao12n 03c AOI
110 iu_reset op c t1&0
---->{d} C2393/v
                               RC3+R
                                        2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0
----> C2393/a
                              FC3+R
                                        566 -1672
                                                    109 196 6 cs_nnd2n 02c NAND
2104 gbfonet_6
----> gbfocell_6/y
                               FC3+R
                                        566 -1672
                                                    109
                                                         196 6 cs_invvn 09c NOT
0 qbfonet 6
----> gbfocell_6/a
                               RC3+R
                                         490 -1672
                                                    206
                                                          43 1 cs invvn 09c NOT
77 N2031
---->{e} C2162/v
                               R C3+R
                                         490 -1672
                                                    206
                                                          43 1 cs_nnd3n 02c NAND
0 N2031
----> C2162/b
                                        358 -1672 144 216 5 cs_nnd3n 02c NAND
                              FC3+R
132 rcvry_reset_q
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                    FC3+R
                                               358 -1672 144 216 5 cl_invvn 07d
        0 rcvry reset q
----> rcvry_reset.reg_n.lat_0/c2
                                   R C3+ 160 N/C
                                                       60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1
----> slow_mode.clockblock/c2
                                    R C3+
                                             160 N/C
                                                         60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1
 > repower_paths {FUZZY(0.02), LOWVT, NUM_CLUSTERS(16)}
initial slack is -1860 total pct of low vt boxes initially is 0.6441
box count 621, pct of low vt boxes added is 0.9662
total pct of low vt boxes used is 1.127
after repower paths slack is -1672
after repower paths slack is -1672

> write_end_point_report -points 5
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:08:19 1999
Part: IDCDSUC
Mode: Late Mode / Nominal
                                  EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                               Max. Slack: 1.13427E+38
Sort Field: Slack
                            Max. Endpoints: 5
 Cause of Slack
                     Abbreviation Comparison/Description
 Slack Continuation
                      SlkCont
                                Slack due to a point downstream on path
 Required Arrival Time
                       RAT
                                ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Asserted Required Arrival Time AssrtRAT
                                     ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                       ClkGSet
                                 ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                      ClkGHld
                                ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                        CIKTPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
 Setup
                  Setup
                           ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
```

```
ADJUST)
                           ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                  Hold
 Hold
 ADJUST)
                     EndOfC
                               ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
 EndOfCycle
 ADJUST)
                       ClkPW
                                ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 ClockPulseWidth
 TRAILING EDGE)
                                ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
 ClockSeparation
                      ClkSep
 ARRIVAL TIME + ADJUST )
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
                   ALTest
 Loop
 CLOCK + ADJUST)
                                Slack discontinuity due to failed test
                      ATLimit
  Arrival Time Limiting
                                LimitedAT/
                                                               Delay/ Failed Test/
  Num/
                               E Phase AT Slack Slew CL FO Cell P Func T.Adj
   Test PinName
 NetName
                                         2671 -1672 3658 1011 1 PO
                                R C3+R
    1 iu_reset_op_c_t1
 iu_reset_op_c_t1
                                                        ·, ·· · · · · •
                                  999
 RAT
                                 R C3+R 2671 -1672 3658 1011 1 IOPAD
                                                                            IOPAD
 ----> BOX716/OUT
 0 iu_reset_op_c_t1
                                         2671 -1672 3658 1044 3 IOPAD
                                                                          IOPAD 4
----> ... BOX716/IN
                               RC3+R
 0 iu_reset_op_c_t1&0
                                        2671 -1672 3658 1044 3 cs nnd2n 02c NAND
 ---->{a} C2393/y
                              R C3+R
 0 iu_reset_op_c_t1&0
                                        566 -1672 109 196 6 cs_nnd2n 02c NAND
 ----> C2393/a
                              F C3+R
                                                    2104 gbfonet_6
                       F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
 ----> gbfocell_6/y
 0 gbfonet_6
                               R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
 ----> gbfocell_6/a
 77 N2031
                                        490 -1672 206 43 1 cs_nnd3n 02c NAND
                               R C3+R
 ---->{b} C2162/y
 0 N2031
                                        358 -1672 144 216 5 cs_nnd3n 02c NAND
                              F C3+R
 ----> C2162/b
 132 rcvry_reset_q . . .
                                              358 -1672 144 216 5 cl invvn 07d
                                   F C3+R
 ----> rcvry_reset.reg_n.lat_0/l2_out_n
        0 rcvry_reset_q
 SRL
                            R C3+
                                            160 N/C
                                                       60 222 13 cl_invvn 07d SRL
 ----> rcvry_reset.reg_n.lat_0/c2
 198 slow_mode.c2_1
                                    R C3+
                                             160 N/C
                                                        60 222 13 cb_clk_32_1 LCB
 ----> slow_mode.clockblock/c2
 0 slow mode.c2_1
                                 R C3+R
                                          2668 -1669 3294 1011 1 PO
    2 dcd_succ_last_t1
 dcd_succ_last_t1
                                   999
 RAT
                                          2668 -1669 3294 1011 1 IOPAD
                                                                            IOPAD
 ----> BOX714/OUT
                                 R C3+R
 0 dcd_succ_last_t1
                                         2668 -1669 3294 1011 1 IOPAD
                                                                          IOPAD
 ----> BOX714/IN
                                R C3+R
 0 dcd_succ_last_t1&0
                                       2668 -1669 3294 1011 1 cs_invvv 01c NOT
                              R C3+R
 ----> C167/y
 0 dcd_succ_last_t1&0
                                       1075 -1669 27 139 4 cs_invvv 01c NOT
 ----> C167/a
                              FC3+R
```

2/a d_cyl&0(1) 579/OUT _cyl&0(1) 579/IN /I(1) dcd_cyl(1) /I(1)	R C3+R R C3+l R C3+R R C3+F	1024 -1669	80 80	319 1 cs_invvv 30 319 1 IOPAD 319 1 IOPAD 30 319 1 PI	19b NOT IOPAD IOPAD 0	0
d_cyl&0(1) 579/OUT _cyl&0(1) 579/IN	R C3+l	R 1024 -166	69 a	319 1 IOPAD	O IOPAD	0
d_cÿl&0(1) 579/OUT _cyl&0(1)	R C3+l	R 1024 -166	69 a	319 1 IOPAD	O IOPAD	0
d_cýl&0(1) 679/OUT						
d_cýl&0(1)						
	R C3+R	1024 -1669	80	319 1 cs_invvv	19b NOT	
<u> </u>						
,				. 10 0 00	1051101	Ů
2/y	F C3+R	1035 -1669	22	145 3 cs invvv	19b NOT	0
77 u	1 00+11	1000 -1009	22	145 3 CS_111UZX	14e NAND	
: 7/a	E C3+B	1035 -1660	22	145 2 oo naday	140 NAND	
•	R C3+R	1056 -1669	33	114 1 cs_nnd2x	14e NAND	
le						
8/a	R C3+R	1056 -1669	33	114 1 cs nnd2x	14b NAND	
50/y	1 03+11	1075 -1009	21	139 4 CS_111102X	140 NAND	
38/v	E C2 . D	1075 1660	07	120 4	445 NAND	
	e 37/y 7/a	8/a R C3+R e 37/y R C3+R 7/a F C3+R	8/a R C3+R 1056 -1669 e R C3+R 1056 -1669 7/a F C3+R 1035 -1669	8/a R C3+R 1056 -1669 33 e R C3+R 1056 -1669 33 7/a F C3+R 1035 -1669 22	8/a R C3+R 1056 -1669 33 114 1 cs_nnd2x e R C3+R 1056 -1669 33 114 1 cs_nnd2x 7/a F C3+R 1035 -1669 22 145 3 cs_nnd2x	8/a R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND e R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND

3 local_milli_t2.reg_n.lat_0/a FC3+R 2922 -1612 96 92 3 cl_invvn 07c SRL 50 NET1056 Setup local_milli_t2.reg_n.lat_0/c1 F C3-160 60 238 14 cl invvn 07c 1200 slow_mode.c1_4 ---->{a} BOX789/y F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND 0 NET1056: ----> BOX789/a 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 60 NET1054 ---->{b} BOX785/v R-C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND 0 NET1054 ----> BOX785/a F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND 81 N1866 ---->{c} C2555/y FC3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI 0 N1866 ----> C2555/b RC3+R 2671 -1612 3658 1044 3 cs_ao12n 03c AOI 110 iu_reset_op_c_t1&0 ---->{d} C2393/y RC3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND 0 iu_reset_op_c_t1&0 ----> C2393/a FC3+R 566 -1672 109 2104 gbfonet_6 ----> gbfocell_6/v FC3+R 566 -1672 109 196 6 cs_invvn 09c NOT 0 gbfonet 6 ----> gbfocell_6/a RC3+R 490 -1672 206 43 1 cs_invvn 09c NOT 77 N2031 ---->{e} C2162/y RC3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND 0 N2031 ----> C2162/b FC3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND 132 rcvry_reset_q ----> rcvry_reset.reg_n.lat_0/l2_out_n FC3+R 358 -1672 144 216 5 cl_invvn 07d SRL 0 rcvry_reset_q ----> rcvry_reset.reg_n.lat_0/c2 R C3+ 160 N/C 222 13 cl_invvn 07d SRL 198 slow_mode.c2 1 ----> slow_mode.clockblock/c2 R C3+ 160 N/C 222 13 cb_clk_32_1 LCB 0 slow_mode.c2_1

	700 7 0000 1010 00 00 01 inch 07 07
	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL
50 NET1056	7.00
Setup local_milli_t1.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
1200 slow_mode.c1_4	
>{a} BOX789/y	F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
0 NET1056	10 AT 11410
> BOX789/a	R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND
60 NET1054	TO A MANUE
>{b} BOX785/y	R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
0 NET1054	
> BOX785/a	F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND
81 N1866	
>{c} C2555/y	F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI
0 N1866	
> C2555/b	R C3+R 2671 -1612 3658 1044 3 cs_ao12n 03c AOI
110 iu_reset_op_c_t1&0	
>{d} C2393/y	R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
0 iu_reset_op_c_t1&0	المنظم المنظ المنظم المنظم المنظ
> C2393/a	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
2104 gbfonet_6	en de la companya de
	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
0 gbfonet_6	
> gbfocell_6/a	R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
77 N2031	and the second of the control of the
>{e} C2162/y	_R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
0 N2031	_R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
> C2162/b	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/12_out	_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow mode.c2 1	
s alow mode alockblock/c2	
	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow mode.c2_1	
0 slow mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1 	
0 slow_mode.c2_1 5 local_milli.reg_n.lat_0/a	
0 slow_mode.c2_1 	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL
0 slow_mode.c2_1 5 local_milli.reg_n.lat_0/a 50 NET1056 Setup local_milli.reg_n.lat_0/c1	
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI R C3+R 2671 -1612 3658 1044 3 cs_ao12n 03c AOI
0 slow_mode.c2_1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c 1200 F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI

```
0 iu_reset_op_c_t1&0
----> C2393/a
                                FC3+R
                                         566 -1672
                                                     109 196 6 cs_nnd2n 02c NAND
2104 abfonet 6
----> gbfocell_6/y
                                FC3+R
                                          566 -1672
                                                     109
                                                          196 6 cs_invvn
                                                                         09c NOT
0 abfonet 6
----> gbfocell 6/a
                                RC3+R
                                          490 -1672
                                                     206
                                                           43 1 cs_invvn
                                                                         09c NOT
77 N2031
---->{e} C2162/v
                                RC3+R
                                          490 -1672
                                                     206
                                                           43 1 cs nnd3n 02c NAND
0 N2031
----> C2162/b
                               FC3+R
                                         358 -1672
                                                     144 216 5 cs_nnd3n 02c NAND
132 rcvry_reset_q
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                      FC3+R
                                                358 -1672
                                                           144 216 5 cl_invvn 07d
SRL
        0 rcvry_reset_q
     rcvry_reset.reg_n.lat_0/c2
                                    R C3+
                                             160
                                                   N/C
                                                            222 13 cl_invvn 07d SRL
198 slow_mode.c2 1
----> slow mode.clockblock/c2
                                     R C3+
                                              160 N/C
                                                          60 222 13 cb clk 32 1 LCB
0 slow mode.c2 1
         > compare_critical_slack_limit
-1671.77 Avg: -133.92
comparing new slack -1671.7745 to saved slack -1841.3940
        > reset_critical_slack_limit
-1671.77 Avg: -133.92
resetting the current slack to -1671.7745
        > write_end_point_report -points 5
[ET-0018]: >Begin...New EndPoint Report
      for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
                ARLE N. ALERT
Part : IDCDSUC
                                              Mode : Late Mode / Nominal
                                  EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                               Max. Slack: 1.13427E+38
Sort Field: Slack
                             Max. Endpoints: 5
 Cause of Slack
                      Abbreviation Comparison/Description
 _____
 Slack Continuation
                       SlkCont
                                 Slack due to a point downstream on path
 Required Arrival Time
                                 ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                       RAT
 Asserted Required Arrival Time AssrtRAT
                                      ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                       ClkGSet
                                  ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                       ClkGHld
                                 ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                         CIKTPW
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
 Setup
                            ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                   Setup
ADJUST)
Hold
                  Hold
                           ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST)
EndOfCycle
                     EndOfC
                                ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
 ClockPulseWidth
                       CIkPW
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
```

	TRAILING EDGE) ClockSeparation ClkSep ARRIVAL TIME + ADJUST) Loop ALTest (DCLOCK + ADJUST) Arrival Time Limiting ATLimit Num/ Test PinName NetName	(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM Slack discontinuity due to failed test LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
	1 iu_reset_op_c_t1 iu_reset_op_c_t1 RAT> BOX716/OUT	R C3+R 2671 -1672 3658 1011 1 PO 0 999 0 R C3+R 2671 -1672 3658 1011 1 IOPAD IOPAD
	0 iu_reset_op_c_t1> BOX716/IN	R C3+R 2671 -1672 3658 1044 3 IOPAD IOPAD
•	0 iu_reset_op_c_t1&0 >{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2671 -1672 3658 1044 3 cs_nnd2n 02c NAND
	> C2393/a	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
	0 obtonet 6	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
	77 N2031 >{b} C2162/y	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
	• • • • • • • • • • • • • • • • • • • •	F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
	132 rcvry_reset_q> rcvry_reset_reg_n.lat_0/l2_out_	_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
** . **	SRL 0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2 198 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	> slow_mode.clockblock/c2 0 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	2 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2668 -1669 3294 1011 1 PO 0
	RAT	999 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
	> BOX714/OUT 0 dcd_succ_last_t1	11 00111
	> BOX714/IN 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
	> C167/y	R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
	0 dcd_succ_last_t1&0 > C167/a	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT
	1594 N675 >{a} C2738/y	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
	0 N675 > C2738/a	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
	19 last_cycle >{b} C2487/y	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND

	0 last_cycle> C2487/a 21 N1587> C1952/y N1587> C1952/a 11 num_dcd_cyl&0(1)> BOX679/OUT 0 num_dcd_cyl&0(1)> BOX679/IN num_dcd_cyl(1)> num_dcd_cyl(1) num_dcd_cyl(1)	F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0 R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT R C3+R 1024 -1669 80 319 1 IOPAD IOPAD R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0 R C3+R 1024 -1669 80 319 1 PI 0
	50 NET1056 Setup local_milli_t2.reg_n.lat_0/c1	F C3+R 2922 -1612 96 92 3 cl_invvn 07c SRL F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4 >{a} BOX789/y	F C3+R 2922 -1612 96 92 3 cs_nnd3z 07c NAND
***	0 NET1056 > BOX789/a 60 NET1054	R C3+R 2862 -1612 120 32 1 cs_nnd3z 07c NAND
45	>{b} BOX785/y 0 NET1054	R C3+R 2862 -1612 120 32 1 cs_nnd2f 03c NAND
	> BOX785/a 81 N1866	F C3+R 2781 -1612 158 19 1 cs_nnd2f 03c NAND
	>{c} C2555/v	F C3+R 2781 -1612 158 19 1 cs_ao12n 03c AOI
	0 N1866 > C2555/b 110 iu_reset_op_c_t1&0	R C3+R 2671 -1612 3658 1044 3 cs_ao12n 03c AOI
	>{d} C2393/y 0 iu reset op c t1&0	
	> C2393/a 2104 gbfonet_6	F C3+R 566 -1672 109 196 6 cs_nnd2n 02c NAND
	> gbfocell_6/y 0 gbfonet_6	F C3+R 566 -1672 109 196 6 cs_invvn 09c NOT
	> gbfocell_6/a 77 N2031	R C3+R 490 -1672 206 43 1 cs_invvn 09c NOT
	>{e} C2162/y 0 N2031	R C3+R 490 -1672 206 43 1 cs_nnd3n 02c NAND
	> C2162/b 132 rcvry_reset_q	F C3+R 358 -1672 144 216 5 cs_nnd3n 02c NAND
	> rcvry_reset.reg_n.lat_0/l2_out_ SRL 0 rcvry_reset_q	_n F C3+R 358 -1672 144 216 5 cl_invvn 07d
		R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	> slow_mode.clockblock/c2 0 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	4 local_milli_t1.reg_n.lat_0/a NET1056	•

	>{a} BOX789/y	FC3+R	2922 -1612 96 92 3 cs_nnd3z 07c NAND				
	0 NET1056						
	> BOX789/a	R C3+R	2862 -1612 120 32 1 cs_nnd3z 07c NAND				
	60 NET1054		lor on AlabiD				
	>{b} BOX785/y	R C3+R	2862 -1612 120 32 1 cs_nnd2f 03c NAND				
	0 NET1054	- 00 D	0704 4040 450 40 4 mad0f 000 NAND				
	> BOX785/a	FC3+R	2781 -1612 158 19 1 cs_nnd2f 03c NAND				
	81 N1866	F 00 D	0704 4040 450 40 4 co cod0n 00c AOI				
	>{c} C2555/y	F C3+R	2781 -1612 158 19 1 cs_ao12n 03c AOI				
	0 N1866	D CO. D	2671 -1612 3658 1044 3 cs_ao12n 03c AOI				
	> C2555/b	R C3+R	20/1 -1012 3030 1044 3 CS_d01211 03C AOI				
	110 iu_reset_op_c_t1&0	R C3+R	2671 -1672 3658 1044 3 cs_nnd2n 02c NAND				
	>{d} C2393/y	n Co+n	20/1 -10/2 3000 1044 3 CS_IIII02II 02C 17/110				
	0 iu_reset_op_c_t1&0> C2393/a	F C3+R	566 -1672 109 196 6 cs_nnd2n 02c NAND				
	2104 gbfonet_6	1 00+11	300 1072 100 100 0 000217 020 702				
	> gbfocell_6/y	F C3+R	566 -1672 109 196 6 cs_invvn 09c NOT				
	0 gbfonet_6		* * * * * * * * * * * * * * * * * * * *				
	> obfocell 6/a	R C3+R	490 -1672 206 43 1 cs_invvn 09c NOT				
	77 NO004						
	>{e} C2162/y	R C3+R	490 -1672 206 43 1 cs_nnd3n 02c NAND				
	0 N2031	· · · · · · · ·					
· · · · · · · · · · · · · · · · · · ·	> C2162/b	F C3+R	358 -1672 144 216 5 cs_nnd3n 02c NAND				
	132 rcvrv reset a	•	the transfer of the second of				
* ***	> rcvry_reset.reg_n.lat_0/l2_out_n						
	SRL 0 rcvry_reset_q	5.00	3+ 160 N/C 60 222 13 cl_invvn 07d SRL				
	and the state of t		and the state of t				
	198 slow_mode.c2_1		C3+ -160 N/C 60 222 13 cb_clk_32_1 LCB				
	> slow_mode.clockblock/c2	HC	,34 160 N/C 60 222 13 CD_CIK_32_1 LCB				
i	U slow_mode:c2_1	· · · · · · · · · · · · · · · · · · ·					
•			R 2922 -1612 96 92 3 cl_invvn 07c SRL				
• (•	50 NET1056						
	Setup local milli reg n.lat 0/c1	F C3	3- 160 60 238 14 cl_invvn 07c 1200				

••*					
5 local_milli.reg_n.lat_0/a	F C3+R	2922 -1612	96	92 3 cl_invvn	07c SRL
50 NET1056	E C2	160	60	229 14 ol invara	07c 1200
Setup local_milli.reg_n.lat_0/c1	F C3-	160	00	230 14 CI_IIIVVII *	070 1200
slow_mode.c1_2 >{a} BOX789/y	F C3+R	2922 -1612	96	92 3 cs_nnd3z	07c NAND
0 NET1056		1011 79.1		•	
> BOX789/a	R C3+R	2862 -1612	120	32 1 cs_nnd3z	07c NAND
60 NET1054					
>{b} BOX785/y	R C3+R	2862 -1612	120	32 1 cs_nnd2f	03c NAND
0 NET1054	5.00 D	0704 4040	150	10 1 as and0f	O20 NAND
> BOX785/a	F C3+R	2/81 -1012	158	19 1 cs_nnd2f	USC INAIND
81 N1866 >{c} C2555/y	F C3+R	2781 -1612	158	19 1 cs_ao12n	03c AOI
0 N1866		2.0			
> C2555/b	R C3+R	2671 -1612 3	3658	1044 3 cs_ao12r	n 03c AOI
110 iu_reset_op_c_t1&0					
>{d} C2393/y	R C3+R	2671 -1672	3658	1044 3 cs_nnd2	n 02c NAND
0 iu_reset_op_c_t1&0	F 00 - D	FCC 1670 1	100 -	196 6 cs_nnd2n	O2c NAND
> C2393/a	F C3+R	5661672 1	109	190 6 CS_11110Z11	UZC INAIND
2104 gbfonet_6> gbfocell_6/y	F C3+R	566 -1672	109	196 6 cs_invvn	09c NOT
0 gbfonet_6	1 00+11	300 1072	.00		
> gbfocell_6/a	R C3+R	490 -1672	206	43 1 cs_invvn	09c NOT
5 –					

```
77 N2031
             ---->{e} C2162/y
                                                                       R C3+R
                                                                                         490 -1672
                                                                                                             206
                                                                                                                      43 1 cs nnd3n 02c NAND
             0 N2031
             ----> C2162/b
                                                                      FC3+R
                                                                                        358 -1672
                                                                                                             144
                                                                                                                      216 5 cs nnd3n 02c NAND
             132 rcvry_reset_q
             ----> rcvry_reset.reg_n.lat_0/l2_out_n
                                                                                  FC3+R
                                                                                                    358 -1672
                                                                                                                         144 216 5 cl_invvn 07d
                           0 rcvry_reset_q
             SRL
             ----> rcvry_reset.reg_n.lat_0/c2
                                                                              R C3+
                                                                                               160
                                                                                                         N/C
                                                                                                                    60 222 13 cl_invvn 07d SRL
             198 slow_mode.c2_1
             ----> slow_mode.clockblock/c2
                                                                                R C3+
                                                                                                 160
                                                                                                           N/C
                                                                                                                       60 222 13 cb_clk_32_1 LCB
             0 slow_mode.c2 1
                              > repower_paths {FUZZY(0.02), LOWVT, NUM_CLUSTERS(16)}
             initial slack is -1672
             total pct of low vt boxes initially is 1.127
             box count 621, pct of low vt boxes added is 20.13
             total pct of low vt boxes used is 5.475
             after repower paths slack is -1669
                             > write_end_point_report -points 5
             [ET-0018]: >Begin...New EndPoint Report
                         for file /tmp/end_point_report..92476.
             [ET-0019]: <End.....New Endpoint Report.
                                           and the second and the second 
             Sun Apr 18 22:08:20 1999
            Part : IDCDSUC

Mode : Late Mode / Nominal

EDA EinsTimer EndPoint Report
            Release Level: 03.01 and Compiled: Wed-Mar 24 22:00:23 1999
            Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38
Abbreviation Comparison/Description
              Cause of Slack
            ...
                                                  SlkCont
               Slack Continuation
                                                                         Slack due to a point downstream on path
                                                                        ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
              Required Arrival Time
                                                        RAT
              Asserted Required Arrival Time AssrtRAT
                                                                                  ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL ....
             TIME)
              Clock Gating Setup
                                                        ClkGSet
                                                                           ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
             ARRIVAL TIME + ADJUST )
              Clock Gating Hold
                                                       ClkGHld
                                                                          ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
             ARRIVAL TIME + ADJUST )
              Clock Tree Pulse Width
                                                          CIKTPW
                                                                              ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
             TRAILING EDGE)
              Setup
                                               Setup
                                                                ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
             ADJUST)
              Hold
                                               Hold
                                                               ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
             ADJUST)
              EndOfCycle
                                                    EndOfC
                                                                        ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
             ADJUST)
              ClockPulseWidth
                                                       CIkPW
                                                                          ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
             TRAILING EDGE)
              ClockSeparation
                                                      ClkSep
                                                                        ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
             ARRIVAL TIME + ADJUST )
              Loop
                                               ALTest
                                                                 ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
             CLOCK + ADJUST)
              Arrival Time Limiting
                                                      ATLimit
                                                                        Slack discontinuity due to failed test
```

Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
1 dcd_succ_last_t1 dcd_succ_last_t1	R C3+R 2668 -1669 3294 1011 1 PO 0
RAT > BOX714/OUT	999 0 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
> C167/y 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
> C167/a 1594 N675	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT
>{a} C2738/y 0 N675	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
> C2738/a 19 last_cycle	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
>{b} C2487/y	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND
0 last_cycle> C2487/a	F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
21 N1587 > C1952/y	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
N1587	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
11 num_dcd_cyl&0(1) > BOX679/OUT	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
0 num_dcd_cyl&0(1) > BOX679/IN	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0
num_dcd_cyl(1) > num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 PI 0
num_dcd_cyl(1)	
2 iu_reset_op_c_t1 iu_reset_op_c_t1	R C3+R 2420 -1421 3327 1011 1 PO 0
RAT	999 0 R C3+R 2420 -1421 3327 1011 1 IOPAD IOPAD
> BOX716/OUT 0 iu_reset_op_c_t1	1100111 2120 7127 3327
> BOX716/IN 0 iu_reset_op_c_t1&0	TOOTH BILL THE STATE OF MANEE
>{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2420 -1421 3327 1044 3 cs_nnd2v 02c NAND
> C2393/a 1875 gbfonet_6	F C3+R 545 -1421 102 196 6 cs_nnd2v 02c NAND
> gbfocell_6/y	F C3+R 545 -1421 102 196 6 cs_invvv 09c NOT
0 gbfonet_6 > gbfocell_6/a	R C3+R 480 -1421 196 44 1 cs_invvv 09c NOT
65 N2031 >{b} C2162/y	R C3+R 480 -1421 196 44 1 cs_nnd3v 02c NAND
0 N2031 > C2162/b	F C3+R 358 -1421 144 217 5 cs_nnd3v 02c NAND

	122 rcvry_reset_q	
		F C3+R 358 -1421 144 217 5 cl_invvn 07d
	SRL 0 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/c2 F	C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow_mode.c2_1	
	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	
	3 local_milli_t2.reg_n.lat_0/a F 6 NET1056	C3+R 2671 -1361 96 92 3 cl_invvn 07c SRL
	Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4	F C3- 160 60 238 14 cl_invvn 07c
	0 NET1056	+R 2671 -1361 96 92 3 cs_nnd3z 07c NAND
	0 NET1056 > BOX789/a R C3- 60 NET1054	
	0 NET1054	+R 2611 -1361 120 32 1 cs_nnd2f 03c NAND
	> BOX785/a F C3-	R 2530 -1361 158 19 1 cs_nnd2f 03c NAND
-1,	>{c} C2555/v F C3+	R 2530 -1361 158 19 1 cs_ao12n 03c AOI
(# _(i)	>{c} C2555/y F C3+ 0 N1866	1 2300 -1001 130 13 1 65_a01211 030 AOI
and the second	> C2555/b R C3+l	R 2420 -1361 3327 1044 3 cs_ao12n 03c AOI
	110 iu reset op c t1&0	the first control of the control of
	>{d} C2393/y R C3+	R 2420 -1421 3327 1044 3 cs_nnd2v 02c NAND
	0 iu_reset_op_c_t1&0	3545 -1421 102 196 6 cs_nnd2v 02c NAND
	> C2393/a 1875 gbfonet_6	345 -1421 102 196 6 cs_nnd2v 02c NAND
***	> abfocell 6/v. F C3+l	R 545 -1421 102 196 6 cs_invvv 09c`NOT
17 Company Company	o guionei_b	
1944 - 19	> gbfocell_6/a R C3+	R 480 -1421 196 44 1 cs_invvv 09c NOT
	65 N2031	
	>{e} C2162/y R C3+ 0 N2031	R 480 -1421 196 44 1 cs_nnd3v 02c NAND
	> C2162/b F C3+F	358 -1421 144 217 5 cs_nnd3v 02c NAND
	122 rcvry_reset_q	
- •-	> rcvry_reset.reg_n.lat_0/l2_out_n SRL 0 rcvry_reset_q	F C3+R 358 -1421 144 217 5 cl_invvn 07d
	198 slow_mode.c2_1	C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	> slow_mode.clockblock/c2 0 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	4 local_milli_t1.reg_n.lat_0/a F (C3+R 2671 -1361 96 92 3 cl_invvn 07c SRL
	50 NET1056	75+H 2071 -1301 90 92 3 CI_IIIVVII 07C SHL
	Setup local_milli_t1.reg_n.lat_0/c1	C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	D 0074 4004 00 00 0 0 0 0 0 0 0 0 0 0 0 0
	>{a} BOX789/y F C3- 0 NET1056	-R 2671 -1361 96 92 3 cs_nnd3z 07c NAND
	> BOX789/a R C3+	R 2611 -1361 120 32 1 cs_nnd3z 07c NAND
	60 NET1054	
	>{b} BOX785/y R C3 0 NET1054	+R 2611 -1361 120 32 1 cs_nnd2f 03c NAND

> BOX785/a	F C3+R	2530 -1361	158	19 1 cs_nnd2f 03c NAND
81 N1866 >{c} C2555/y	F C3+R	2530 -1361	158	19 1 cs ao12n 03c AOI
0 N1866	r OJ+N	2550 -1501	150	13 1 63_401211 000 701
> C2555/b	R C3+R	2420 -1361	3327	1044 3 cs_ao12n 03c AOI
110 iu_reset_op_c_t1&0		0.400 4.404	0007	4044 0
>{d} C2393/y	R C3+R	2420 -1421	3327	1044 3 cs_nnd2v 02c NAND
0 iu_reset_op_c_t1&0 > C2393/a	F C3+R	545 -1421	102	196 6 cs_nnd2v 02c NAND
1875 gbfonet_6				-
> gbfocell_6/y	F C3+R	545 -1421	102	196 6 cs_invvv 09c NOT
0 gbfonet_6> gbfocell_6/a	R C3+R	480 -1421	196	44 1 cs_invvv 09c NOT
65 N2031	n Cotn	400 -1421	130	1 C3_11VVV
>{e} C2162/y	R C3+R	480 -1421	196	44 1 cs_nnd3v 02c NAND
0 N2031	5.00 B	050 4404	444	047 F an maddy 00 NAND
> C2162/b 122 rcvry_reset_q	F C3+R	358 -1421	144	217 5 cs_nnd3v
> rcvry_reset.reg_n.lat_0/l2_ou	tn F	C3+R 358	-1421	144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q				
> rcvry_reset.reg_n.lat_0/c2	R C3	3+ 160 N	/C 60	0 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1> slow_mode.clockblock/c2	- R (C3+ 160 I	N/C	60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	,			
	·			

	0 slow_mode.c2_1	R C3	3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	5 local_milli.reg_n.lat_0/a NET1056	F C3+R	2671 -1361 96 92 3 cl_invvn 07c SRL
**	Setup local_milli.reg_n.lat_0/c1 slow mode.c1_2	F C3-	160 60 238 14 cl_invvn 07c 1200
, .	UNELIUSO		2671 -1361 96 92 3 cs_nnd3z 07c NAND
-	> BOX789/a 60 NET1054	R C3+R	2611 -1361 120 32 1 cs_nnd3z 07c NAND
	>{b} BOX785/y 0 NET1054	R C3+R	2611 -1361 120 32 1 cs_nnd2f 03c NAND
	> BOX785/a 81 N1866	F C3+R	2530 -1361 158 19 1 cs_nnd2f 03c NAND
	>{c} C2555/y 0 N1866	F C3+R	2530 -1361 158 19 1 cs_ao12n 03c AOI
	> C2555/b 110 iu_reset_op_c_t1&0	R C3+R	2420 -1361 3327 1044 3 cs_ao12n 03c AOI
	>{d} C2393/y 0 iu_reset_op_c_t1&0	R C3+R	2420 -1421 3327 1044 3 cs_nnd2v 02c NAND
	> C2393/a 1875 gbfonet_6	F C3+R	545 -1421 102 196 6 cs_nnd2v 02c NAND
	> gbfocell_6/y 0 gbfonet_6	F C3+R	545 -1421 102 196 6 cs_invvv 09c NOT
	> gbfocell_6/a 65 N2031	R C3+R	480 -1421 196 44 1 cs_invvv 09c NOT
	>{e} C2162/y 0 N2031	R C3+R	480 -1421 196 44 1 cs_nnd3v 02c NAND
	> C2162/b 122 rcvry_reset_q	FC3+R	358 -1421 144 217 5 cs_nnd3v 02c NAND
	> rcvry_reset.reg_n.lat_0/l2_out	_n FC	C3+R 358 -1421 144 217 5 cl_invvn 07d

```
SRL
                   0 rcvry_reset q
   ----> rcvry_reset.reg_n.lat_0/c2
                                                                             R C3+
                                                                                                 160
                                                                                                             N/C
                                                                                                                          60 222 13 cl_invvn 07d SRL
  198 slow_mode.c2_1
  ----> slow_mode.clockblock/c2
                                                                               R C3+
                                                                                                   160
                                                                                                               N/C
                                                                                                                            60 222 13 cb_clk_32_1 LCB
  0 slow_mode.c2 1
                     > compare_critical slack limit
  -1669.49 Avg: -124.51
  comparing new slack -1669.4933 to saved slack -1655.0568
                   > traceset {repower_paths HOWMANY}
  [traceset]: trace string = repower_paths HOWMANY
  [tracing]: set trace variable repower_paths to 20
                     > reset_critical_slack_limit
  -1669.49 Avg: -124.51
  resetting the current slack to -1669.4933
                     > quick tswap(SCORE(ALL),ACTUAL,ONE_LEVEL)
  >>]: [quick]:( tswap(SCORE(ALL),ACTUAL,ONE_LEVEL) );
  -1669.49 Avg: -124.51
  setting SCORE option to ALL.
setting ACTUAL option.
setting ONE_LEVEL option.
maximum area for proto box IDCDSUC is 4664
[quick]: Number of boxes to process is 906.
[quick]: Number of boxes processed is 0.
-1669.49 Avg: -124.48
[BD-500304]: 35 pins swapped on 22 gates and 0 gates cloned.
                                                                            and organization and the second secon
[tswap]: Execution time was 5.7 seconds.
                    > tc_parm {WEIGHTED_BENEFIT(1),ATTEMPTS(1),ITERATIONS(1),R...
 [tc_parm]: [set_benefit_per_unit_cost]: unit cost is 4.000000
 [tc_parm]: [set_benefit_per_unit_cost]: benefit_units is 0.000172
 [tc_parm]: [set_benefit_per_unit_cost]: benefit is 1.000000
 [tc_parm]: [set_benefit_per_unit_cost]: weight is 4.000000
 [tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000
                     > critical repower(SCORE(ALL),REPOWER_GROUP(TAPERED),TAPER...
 critical( repower(SCORE(ALL), REPOWER_GROUP(TAPERED, TAPERED_PIN_SWAP) );
 -1669.49 Avg: -124.48
 maximum area for proto box IDCDSUC is 4664
 repower: setting SCORE option to ALL.
 repower: setting TAPERED_PIN_SWAP option.
 Number of paths is 5
 [BD-500026]: repower was applied 3 times.
 Number of Tapered Cells = 14
 [repower]: Execution time was 0.8 seconds.
 [BD-502000]: Called transforms 30 times and applied 3 of them.
                    > critical repower(SCORE(ALL),NO_VIOLATIONS)
 critical( repower(SCORE(ALL),NO_VIOLATIONS) );
 -1669.49 Avg: -125.12
 maximum area for proto box IDCDSUC is 4671
```

```
repower: setting SCORE option to ALL.
repower: setting NO_VIOLATIONS option.
Number of paths is 5
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 27 times and applied 0 of them.
          > critical repower(SCORE(ALL),NO_VIOLATIONS,REPOWER_GROUP(...
critical( repower(SCORE(ALL), NO_VIOLATIONS, REPOWER_GROUP(BETA)) );
-1669.49 Avg: -125.12
maximum area for proto box IDCDSUC is 4671
repower: setting SCORE option to ALL.
repower: setting NO_VIOLATIONS option.
Number of paths is 5
Number of paths is 5
[BD-500026]: repower was applied 1 times.
[repower]: Execution time was 1.0 seconds.
[BD-502000]: Called transforms 27 times and applied 1 of them.
          > tc_parm MARGIN(0),ATTEMPTS(1),ITERATIONS(1),ABSOLUTE_OFF...
          > noncritical repower(SCORE(ALL),LOWEST_NOT_EQUAL,NO_VIOLA...
repower: setting SCORE option to ALL.
                                         . . .
repower: setting LOWEST_NOT_EQUAL mode.
repower: setting NO_VIOLATIONS option.
-1669.49 Avg: -125.32
maximum area for proto box IDCDSUC is 4675
-1669.49 Avg: -125.32
[noncritical]: noncritical applied to boxes with slack > 0.00
[noncritical]: Number of boxes to process is 906.
[noncritical]: Number of boxes processed is 0.
-1669.49 Avg: -125.31
IBD-5000261; repower was applied 1 times.
[repower]: Execution time was 7.7 seconds.
          > tc_parm_MARGIN(10000000)
          > compare critical_slack_limit
-1669.49 Avg: -125.31
comparing new slack -1669.4933 to saved slack -1652.7983
           > reset critical slack_limit
-1669.49 Avg: -125.31
resetting the current slack to -1669.4933
           > write end point_report -points 5
[ET-0018]: >Begin...New EndPoint Report
        for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:08:37 1999
Part: IDCDSUC
                                        EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                     Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                  Max. Endpoints: 5
Sort Field: Slack
                         Abbreviation Comparison/Description
  Cause of Slack
                                      Slack due to a point downstream on path
  Slack Continuation
                           SlkCont
                                      ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
  Required Arrival Time
                            RAT
                                           ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
  Asserted Required Arrival Time AssrtRAT
```

TIME)

	Clock Gating Setup ClkGSet	(DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
	ARRIVAL TIME + ADJUST) Clock Gating Hold CIKGHId	(DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
	ARRIVAL TIME + ADJUST)	
	Clock Tree Pulse Width ClkTPV TRAILING EDGE)	W (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	Setup Setup (D ADJUST)	PATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
	Hold Hold (DA ADJUST)	ATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
	EndOfCycle EndOfC ADJUST)	(DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
•	ClockPulseWidth ClkPW TRAILING EDGE)	(CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	ClockSeparation ClkSep ARRIVAL TIME + ADJUST)	(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
		DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
	Arrival Time Limiting ATLimit	Slack discontinuity due to failed test
	Num/	LimitedAT/ Delay/ Failed Test/
	Test PinName	E Phase AT Slack Slew CL FO Cell P Func T.Adj
* * * *	NetName	terren er en
And the second s		
1	1 ded suce lest t1	D C2 D 2000 1000 1004 1044 100
	1 dcd_succ_last_t1 - dcd_succ_last_t1 -	R C3+R 2668 -1669 3294 1011 1 PO 0
	RAT	000
	0 dcd_succ_last_t1	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
		R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
·	0 dcd_succ_last_t1&0	- R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
		R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
	0 dcd_succ_last_t1&0	2000 1000 0204 1011 1 03_111000 0101401
		C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT
	1594 N675	23. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
	>{a} C2738/y	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
	0 N675	The state of the s
		R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
	19 last_cycle	
		R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND
	0 last_cycle	
		F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
	21 N1587	F.CO. D. 4005 4000 00 445 0 1 1 10 10 10 10 10 10 10 10 10 10 10
*	> C1952/y N1587	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
		R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
	11 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
	> BOX679/OUT	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
	0 num_dcd_cyl&0(1)	55 1021 1000 00 010 1101 AD 10FAD
	> BOX679/IN	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0
	num_dcd_cyl(1)	13 2.2 7.2 7.2 7.7 7.7 7.7
	> num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 PI 0

2 iu_reset_op_c_t1	R C3+R 2399 -1400 3318 1011 1 PO 0
iu_reset_op_c_t1	999 0
RAT > BOX716/OUT	R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	1100111 2000 1100 0010 1011 1101112
> BOX716/IN	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	
>{a} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
0 iu_reset_op_c_t1&0	
> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
1863 gbfonet_6	= 00 D = 000 400 400 0 = in 000 NOT
> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
0 gbfonet_6	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
> gbfocell_6/a 64 N2031	N 03+N 4/2 -1400 104 44 1 03_111000 030 NO1
>{b} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031	
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	A MANAGEMENT OF THE PROPERTY O
	t_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q	D 00 400 N/O 00 000 40 d income 074 CDI
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	-R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0. slow mode c2 1	-n C3+ 100 11/C 00 222 13 CD_CIR_02_1 E0D
0 slow_mode.c2_1	
sagara sama i i i i i i i i i i i i i i i i i i	The state of the s
3 dcd_succ_last_t1	F C3+R 2354 -1355 1874 1011 1 PO 0
dcd_succ_last_t1	
RAT	999
> BOX714/OUT	F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1	

2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R ----> BOX714/IN 0 dcd_succ_last_t1&0 FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT ----> C167/y 0 dcd_succ_last_t1&0 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 ----> C167/a 1208 N675 69 139 4 cs_nnd2x 14b NAND RC3+R 1146 -1355 ---->{a} C2738/y 0 N675 FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND ----> C2738/b 49 N1692 64 178 3 cs_nnd2g 14e NAND FC3+R 1097 -1355 ---->{b} C2725rwr/y 0 N1692 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 ----> C2725rwr/a 46 N1479 116 170 2 cs_nnd3i 11b NAND RC3+R 1051 -1355 ---->{c} C2721rwr/y 0 N1479 36 113 2 cs_nnd3i 11b NAND FC3+R 983 -1355 ----> C2721rwr/b 68 N892 983 -1355 113 2 cs_nnd2x 14c NAND FC3+R ---->{d} C2338/y 0 N892 159 3 cs_nnd2x 14c NAND 71 R C3+R 959 -1355 ----> C2338/a 24 N1119

	> C2905/y N1119	R C3+R 959 -1355 71 159 3 cs_invvv 12b NOT 0
	> C2905/a	F C3+R 915 -1355 59 76 1 cs_invvv 12b NOT 45
	N2010	5.00 D 045 4055 TO TO TO
	>{e} C2906/y 0 N2010	F C3+R 915 -1355 59 76 1 cs_nor2g 12e NOR
	> C2906/b	R C3+R 868 -1355 80 124 1 cs_nor2g 12e NOR
	47 dcd_blk_dsucc&0> BOX644/OUT	R C3+R 868 -1355 80 124 1 IOPAD IOPAD
	0 dcd_blk_dsucc&0	
	> BOX644/IN dcd_blk_dsucc	R C3+R 868 -1355 80 124 1 IOPAD IOPAD 0
	> dcd_blk_dsucc	R C3+R 868 -1355 80 124 1 PI 0
	dcd_blk_dsucc	
	50 NET1056	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	Setup local_milli_t2.reg_n.lat_0/c1 1200_slow_mode.c1_4	F C3- 160 60 238 14 cl_invvn 07c
* * n		F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	0 NET1056	
	> BOX789/a	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	00 NET1054	المستعدات وكندوا والمحالين المنافق الم
Service Services	>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
0	0 NET1054	
	81 N1866	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
e e de la companya de	>{c} C2555/y	F.C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	0 N1866 > C2555/b	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
***	110 iu_reset_op_c_t1&0	the second se
	>{d} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 iu_reset_op_c_t1&0	
•	> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
	1863 gbfonet_6	F.00. D. 500 4400 400 400 0 1 20 10 0
	> gbfocell_6/y 0 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
	> gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
	64 N2031	11 00111 472 1400 104 44 1 CS_IIIVVV U9C NOT
	>{e} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
	0 N2031	
	> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
	114 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/l2_out_ SRL 0 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/c2 198 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
		R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	
	Elocal will 44 man 155 07	F 00 D 0050 4040 00 00 00 00
	5 local_milli_t1.reg_n.lat_0/a 50 NET1056	
	Setup local_milli_t1.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c

```
1200 slow_mode.c1_4
                                                         92 3 cs_nnd3z 07c NAND
                               FC3+R
                                        2650 -1340
                                                    96
 ---->{a} BOX789/y
 0 NET1056
                                                    120
                                                         32 1 cs_nnd3z 07c NAND
                                       2590 -1340
 ----> BOX789/a
                              R C3+R
 60 NET1054
                                                         120
                               R C3+R
                                        2590 -1340
 ---->{b} BOX785/y
 0 NET1054
                                                         19 1 cs_nnd2f 03c NAND
                              FC3+R
                                       2510 -1340
                                                   158
 ----> BOX785/a
 81 N1866
                                                        19.1 cs_ao12n 03c AOI
                                                   158
                              FC3+R
                                       2510 -1340
 ---->{c} C2555/y
 0 N1866
                                       2399 -1340 3318 1044 3 cs_ao12n 03c AOI
                              R C3+R
 ----> C2555/b
 110 iu_reset_op_c_t1&0
                              RC3+R
                                       2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
 ---->{d} C2393/y
 0 iu_reset_op_c_t1&0
                                                  100 196 6 cs_nnd2v 02c NAND
                              FC3+R
                                       536 -1400
 ----> C2393/a
 1863 gbfonet_6
                                                  100 196 6 cs_invvv 09c NOT
                                       536 -1400
                              FC3+R
 ----> gbfocell_6/y
 0 qbfonet_6
                                        472 -1400
                                                        44 1 cs_invvv....09c NOT
                                                   184
 ----> -gbfocell_6/a
                              R C3+R
 64 N2031
                                                        44 1 cs_nnd3v 02c NAND
                                        472 -1400 184
                              R C3+R
 ---->{e} C2162/y
 0 N2031
 ----> C2162/a
                                                  144 217 5 cs_nnd3v 02c NAND
                          F-C3+R---- 358 -1400
 114 rcvry_reset_q
                                             358 -1400
                                                       144 217 5 cl_invvn 07d
 ----> rcvry_reset.reg_n.lat_0/l2_out_n F-C3+R
 SRL 0 rcvry_reset_q ----> rcvry_reset.reg_n.lat_0/c2 R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL 198 slow_mode.c2_1
 ----> slow_mode.clockblock/c2
                                            160 N/C 60 222 13 cb_clk_32_1 LCB
                                   R C3+
                                           .. 0 slow_mode.c2_1
```

> repower_paths {FUZZY(0.02), LOWVT, NUM_CLUSTERS(16)}

initial slack is -1669

total pct of low vt boxes initially is 5.475

box count 621, pct of low vt boxes added is 19.65....

total pct of low vt boxes used is 5.475

after repower paths slack is -1669

> write_end_point_report -points 5

[ET-0018]: >Begin...New EndPoint Report

for file /tmp/end_point_report..92476.

[ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:08:37 1999

Part: IDCDSUC

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 5

Cause of Slack

Abbreviation Comparison/Description

Slack Continuation SlkCont

kCont Slack due to a point downstream on path

Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)

Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL

```
TIME)
  Clock Gating Setup
                        ClkGSet
                                 ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 ARRIVAL TIME + ADJUST )
  Clock Gating Hold
                       ClkGHld
                                 ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
 ARRIVAL TIME + ADJUST )
  Clock Tree Pulse Width
                         CIKTPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 TRAILING EDGE )
  Setup
                   Setup
                            ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 ADJUST)
  Hold
                   Hold
                           ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 ADJUST)
  EndOfCycle
                     EndOfC
                               ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
 ADJUST)
  ClockPulseWidth
                       ClkPW
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 TRAILING EDGE )
  ClockSeparation
                      ClkSep
                                ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
 ARRIVAL TIME + ADJUST )
  Loop
                   ALTest
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
 CLOCK + ADJUST)
  Arrival Time Limiting
                      ATLimit
                                Slack discontinuity due to failed test
   Num/
                                LimitedAT/
                                                               Delay/ Failed Test/
   Test PinName
                               E Phase AT Slack Slew CL FO Cell P Func T.Adj
 NetName
 1 dcd_succ_last_t1
                             R C3+R
                                         2668 -1669 3294 1011 1 PO
dcd_succ_last_t1
                          999
RAT
                           R C3+R
----> BOX714/OUT
                                          2668 -1669 3294 1011 1 IOPAD
                                                                         IOPAD
0 dcd_succ_last_t1
----> BOX714/IN
                              R C3+R
                                        2668 -1669 3294 1011 1 IOPAD
                                                                         IOPAD
0 dcd_succ_last_t1&0
 ----> C167/v
                             R C3+R
                                      2668 -1669 3294 1011 1 cs_invvv 01c NOT
0 dcd_succ_last t1&0
----> C167/a
                             FC3+R
                                      1075 -1669
                                                   27 139 4 cs_invvv 01c NOT
1594 N675
---->{a} C2738/v
                              F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
0 N675
----> C2738/a
                              R C3+R
                                       1056 -1669
                                                    33 114 1 cs_nnd2x 14b NAND
19 last_cycle
---->{b} C2487/y
                              R C3+R
                                       1056 -1669
                                                    33 114 1 cs_nnd2x 14e NAND
0 last_cycle
----> C2487/a
                             FC3+R
                                       1035 -1669
                                                   22 145 3 cs_nnd2x 14e NAND
21 N1587
----> C1952/v
                             FC3+R
                                      1035 -1669
                                                       145 3 cs_invvv 19b NOT
N1587
----> C1952/a
                              RC3+R
                                       1024 -1669
                                                   80 319 1 cs_invvv 19b NOT
11 num_dcd_cyl&0(1)
----> BOX679/OUT
                                RC3+R
                                          1024 -1669
                                                      80 319 1 IOPAD
                                                                         IOPAD
0 num_dcd_cyl&0(1)
----> BOX679/IN
                               RC3+R
                                        1024 -1669
                                                    80 319 1 IOPAD
                                                                       IOPAD
                                                                                0
num_dcd_cyl(1)
----> num_dcd_cyl(1)
                                R C3+R
                                         1024 -1669
                                                     80 319 1 PI
                                                                            0
num_dcd_cyl(1)
```

<u> </u>	R C3+R 2399 -1400 3318 1011 1 PO 0
iu_reset_op_c_t1	_
RAT > BOX716/OUT	999 . 0
	R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	LODAD LODAD
> BOX716/IN	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	12 AA 1111B
>{a} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
0 iu_reset_op_c_t1&0	
> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
1863 gbfonet_6	
> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
0 gbfonet_6	
> gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
64 N2031	
>{b} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031	e se
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	a.m am.
> rcvry_reset.reg_n.lat_0/l2_c	out_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> rcvry_reset.reg_n.lat_0/c2_	R C3+ 160 N/C 60 222 13 cl_invvn 07d SHL
198 slow_mode.c2_1	
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
3 dcd_succ_last_t1	F.C3+R 2354 -1355 1874 1011 1 PO 0
3 dcd_succ_last_t1 dcd_succ_last_t1	F C3+R 2354 -1355 1874 1011 1 PO 0
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT	FC3+R 2354 -1355 1874 1011 1 PO 0
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT	FC3+R 2354 -1355 1874 1011 1 PO 0 999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1	FC3+R 2354 -1355 1874 1011 1 PO 0 999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN	FC3+R 2354 -1355 1874 1011 1 PO 0 999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0	F C3+R 2354 -1355 1874 1011 1 PO 0 999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y	F C3+R 2354 -1355 1874 1011 1 PO 0 999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 999 10 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a	FC3+R 2354 -1355 1874 1011 1 PO 0 999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 999 10 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692	999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 CS_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b	999 0 F C3+R 2354 -1355 1874 1011 1 PO 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675> C2738/b 49 N1692>{b} C2725rwr/y 0 N1692	999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675> C2738/b 49 N1692>{b} C2725rwr/y	999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 CS_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479	999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a	999 0 F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 IOPAD IOPAD F C3+R 2354 -1355 1874 1011 1 CS_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_invvv 01c NOT R C3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND F C3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675>{a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479	999 0 FC3+R 2354 -1355 1874 1011 1 PO 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd3i 11b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479> {c} C2721rwr/y	999 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479> C2721rwr/y 0 N1479	999 0 FC3+R 2354 -1355 1874 1011 1 PO 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd3i 11b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479> C2721rwr/y 0 N1479> C2721rwr/b	999 0 FC3+R 2354 -1355 1874 1011 1 PO 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd3i 11b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479> {c} C2721rwr/y 0 N1479> C2721rwr/b 68 N892	999 0 FC3+R 2354 -1355 1874 1011 1 PO 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd3i 11b NAND FC3+R 983 -1355 36 113 2 cs_nnd3i 11b NAND
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT 0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a 1208 N675> {a} C2738/y 0 N675> C2738/b 49 N1692> {b} C2725rwr/y 0 N1692> C2725rwr/a 46 N1479> C2721rwr/y 0 N1479> C2721rwr/b 68 N892> {d} C2338/y	999 0 FC3+R 2354 -1355 1874 1011 1 PO 0 FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 IOPAD IOPAD FC3+R 2354 -1355 1874 1011 1 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 69 139 4 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2x 14b NAND FC3+R 1097 -1355 64 178 3 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 116 170 2 cs_nnd3i 11b NAND FC3+R 983 -1355 36 113 2 cs_nnd3i 11b NAND

.

24 N1119
> C2905/y R C3+R 959 -1355 71 159 3 cs_invvv 12b NOT 0 N1119
> C2905/a F C3+R 915 -1355 59 76 1 cs_invvv 12b NOT 45
N2010
>{e} C2906/y F C3+R 915 -1355 59 76 1 cs_nor2g 12e NOR
0 N2010
> C2906/b R C3+R 868 -1355 80 124 1 cs_nor2g 12e NOR
47 dcd_blk_dsucc&0
> BOX644/OUT R C3+R 868 -1355 80 124 1 IOPAD IOPAD
0 dcd_blk_dsucc&0> BOX644/IN R C3+R 868 -1355 80 124 1 IOPAD IOPAD 0
dcd_blk_dsucc
> dcd_blk_dsucc
dcd_blk_dsucc

4 local_milli_t2.reg_n.lat_0/a
50 NET1056
Setup local_milli_t2.reg_n.lat_0/c1
1200 slow_mode.c1_4 >{a} BOX789/y F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
0 NFT1056
> BOX789/a B C3+B 2590 -1340 120 32 1 cs nnd3z 07c NAND
60 NET1054
60 NET1054 >{b} BOX785/y R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c.NAND 0 NET1054
0 NET1054
> BOY785/2 F C3+B 2510 -1340 159 10 1 cc nnd2f 02c NAND
81 N1866
81 N1866 >{c} C2555/y F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI 0 N1866
0 N1866> C2555/b R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
110 iu_reset_op_c_t1&0
>{d} C2393/y R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
0 in reset on c t180
> C2393/a F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
1863 gbtonet_6
> gbfocell_6/y
0 gbfonet_6
> gbfocell_6/a R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT 64 N2031
>{e} C2162/y R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031
> C2162/a F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q
> rcvry_reset.reg_n.lat_0/l2_out_n
SRL 0 rcvry_reset_q
> rcvry_reset.reg_n.lat_0/c2 R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1
> slow_mode.clockblock/c2 R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB 0 slow_mode.c2_1
• ••••••••••••••••••••••••••••••••••••

Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4	FC	3- 160	60	238 14 cl_invvn	07c
>{a} BOX789/y	F C3+R	2650 -1340	96	92 3 cs_nnd3z	07c NAND
0 NET1056				01 0 00_ 001	
> BOX789/a	R C3+R	2590 -1340	120	32 1 cs_nnd3z	07c NAND
60 NET1054					
>{b} BOX785/y	R C3+R	2590 -1340	120	32 1 cs_nnd2f	03c NAND
0 NET1054					
> BOX785/a	F C3+R	2510 -1340	158	19 1 cs_nnd2f	03c NAND
81 N1866	5 00 D	0540 4040	450		00- 401
>{c} C2555/y	F C3+R	2510 -1340	158	19 1 cs_ao12n	U3C AUI
0 N1866	D CO. D	0000 1040	2210	1044 3 cs_ao12n	020 101
> C2555/b	R C3+R	2399 -1340	3310	1044 3 CS_a01211	USC ACI
110 iu_reset_op_c_t1&0 >{d} C2393/y	R C3+R	2300 -1400	3318	1044 3 cs_nnd2v	/ O2c NAND
0 iu_reset_op_c_t1&0	11 00+11	2000 1400	0010	1044 0 05_IIIGE	020111110
> C2393/a	F C3+R	536 -1400	100	196 6 cs_nnd2v	02c NAND
1863 gbfonet_6					
> gbfocell_6/y	F C3+R	536 -1400	100	196 6 cs_invvv	09c NOT
0 gbfonet_6					
> gbfocell_6/a	R C3+R	472 -1400	184	44 1 cs_invvv (09c NOT
64 N2031					
>{e} C2162/y	R C3+R	472 -1400	184	44 1 cs_nnd3v	02c NAND
0 N2031					00 NAND
> C2162/a	F C3+R	358 -1400	144	21/ 5 cs_nnd3v	02c NAND
114 rcvry_reset_q		20.0	1400	144 017 E al i	num O7d
> rcvry_reset.reg_n.lat_0/l2_out SRL 0 rcvry_reset_q	_n _ = •	.03+H 330 ·	-1400	144 217 501_1	nvvii O/G
> rcvry_reset_q > rcvry_reset.reg_n.lat_0/c2	B Ca	ц. 160. N/	C 6	n 222 13 cl invvr	07d SBI
198 slow_mode.c2_1	11 00	100 14		· · ·	. 0,40,14
> slow_mode.clockblock/c2	R C	3+ 160 N	1/C	60 222 13 cb clk	32_1 LCB
- 0 slow mode c2 1					

> compare_critical_slack_limit

-1669.49 Avg: -125.31

comparing new slack -1669.4933 to saved slack -1652.7983

> traceset {repower_paths HOWMANY}

[traceset]: trace string = repower_paths HOWMANY

[tracing]: set trace variable repower_paths to 20

> write_end_point_report -points 3 -paths 1

[ET-0018]: >Begin...New EndPoint Report

for file /tmp/end_point_report..92476.

[ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:08:37 1999

Part: IDCDSUC

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 3

Cause of Slack Abbreviation Comparison/Description

Slack Continuation SlkCont Slack due to a point downstream on path

Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)

```
Asserted Required Arrival Time AssrtRAT
                                     ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                       ClkGSet
                                 ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                       ClkGHld
                                 ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                        CIKTPW
                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
 Setup
                   Setup
                            ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
ADJUST )
 Hold
                  Hold
                           ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST )
 EndOfCycle
                     EndOfC
                                ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
 ClockPulseWidth
                       CIkPW
                                 ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
 ClockSeparation
                      ClkSep
                                ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
 Loop
                  ALTest
                            ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
CLOCK + ADJUST )
 Arrival Time Limiting
                      ATLimit
                                Slack discontinuity due to failed test
  Num/
                                LimitedAT/
                                                                Delay/ Failed Test/
 Test PinName
                               E Phase AT Slack Slew CL FO Cell P Func T.Adi
NetName
 1 dcd_succ_last_t1
                                R C3+R 2668 -1669 3294 1011 1 PO
dcd_succ_last_t1
RAT
                                  999
----> BOX714/OUT
                                 RC3+R
                                           2668 -1669 3294 1011 1 IOPAD
                                                                             IOPAD
0 dcd_succ_last_t1
----> BOX714/IN
                               R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0
----> C167/y
                                       2668 -1669 3294 1011 1 cs_invvv 01c NOT
                              R C3+R
0 dcd succ last t1&0
----> C167/a
                              FC3+R
                                       1075 -1669
                                                    27
                                                        139 4 cs_invvv 01c NOT
1594 N675
---->{a} C2738/v
                               FC3+R
                                        1075 -1669
                                                         139 4 cs_nnd2x 14b NAND
0 N675
----> C2738/a
                              RC3+R
                                        1056 -1669
                                                        114 1 cs_nnd2x 14b NAND
19 last_cycle
---->{b} C2487/y
                               RC3+R
                                        1056 -1669
                                                     33 114 1 cs_nnd2x 14e NAND
0 last_cycle
----> C2487/a
                              FC3+R
                                       1035 -1669
                                                     22 145 3 cs_nnd2x 14e NAND
21 N1587
----> C1952/y
                              FC3+R
                                       1035 -1669
                                                     22
                                                        145 3 cs invvv 19b NOT
                                                                                   0
N1587
----> C1952/a
                              R C3+R
                                        1024 -1669
                                                     80 319 1 cs_invvv
                                                                       19b NOT
11 num_dcd_cyl&0(1)
----> BOX679/OUT
                                 R C3+R
                                           1024 -1669
                                                        80
                                                           319 1 IOPAD
                                                                            IOPAD
0 num_dcd cyl&0(1)
----> BOX679/IN
                               RC3+R
                                         1024 -1669
                                                      80 319 1 IOPAD
                                                                          IOPAD
                                                                                   0
num_dcd_cyl(1)
----> num_dcd_cyl(1)
                                RC3+R
                                          1024 -1669
                                                       80
                                                          319 1 PI
                                                                               0
```

· 	
2 iu_reset_op_c_t1	R C3+R 2399 -1400 3318 1011 1 PO 0
iu_reset_op_c_t1	
RAT	999 0
> BOX716/OUT	R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1	The state of the s
> BOX716/IN	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0	D. O. D
>{a} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
0 iu_reset_op_c_t1&0	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
> gbfocell_6/y 0 gbfonet_6	F C3+11
> gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
04 N0004	
>{b} C2162/v	R-C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031	_
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/l2_out	t_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
> slow_mode.clockblock/c2	H C3+ 160 N/C 60 222 13 CD_CIK_32_1 LCB "
0 slow_mode.c2_1	

1874 1011 1 PO 2354 -1355 3 dcd_succ_last_t1 dcd_succ_last_t1 999 RAT 2354 -1355 1874 1011 1 IOPAD **IOPAD** FC3+R ----> BOX714/OUT 0 dcd_succ_last_t1 IOPAD 2354 -1355 1874 1011 1 IOPAD FC3+R ----> BOX714/IN 0 dcd_succ_last_t1&0 2354 -1355 1874 1011 1 cs_invvv 01c NOT FC3+R ----> C167/y 0 dcd_succ_last_t1&0 69 139 4 cs_invvv 01c NOT RC3+R 1146 -1355 ----> C167/a 1208 N675 139 4 cs_nnd2x 14b NAND R C3+R 1146 -1355 ---->{a} C2738/y 0 N675 1097 -1355 64 178 3 cs_nnd2x 14b NAND ----> C2738/b FC3+R 49 N1692 1097 -1355 64 178 3 cs_nnd2g 14e NAND FC3+R ---->{b} C2725rwr/y 0 N1692 116 170 2 cs_nnd2g 14e NAND RC3+R 1051 -1355 ----> C2725rwr/a 46 N1479 116 170 2 cs_nnd3i 11b NAND RC3+R 1051 -1355 ---->{c} C2721rwr/y 0 N1479 36 113 2 cs_nnd3i 11b NAND FC3+R 983 -1355 ----> C2721rwr/b 68 N892 36 113 2 cs_nnd2x 14c NAND ---->{d} C2338/y FC3+R 983 -1355 0 N892

```
----> C2338/a
                                   R C3+R
                                               959 -1355
                                                            71 159 3 cs_nnd2x 14c NAND
 24 N1119
 ----> C2905/v
                                   R C3+R
                                              959 -1355
                                                            71
                                                                 159 3 cs invvv 12b NOT
                                                                                               0
 N1119
 ----> C2905/a
                                   FC3+R
                                              915 -1355
                                                            59
                                                                 76 1 cs_invvv 12b NOT
                                                                                             45
 N2010
 ---->{e} C2906/y
                                    FC3+R
                                               915 -1355
                                                             59
                                                                 76 1 cs_nor2g 12e NOR
 0 N2010
 ----> C2906/b
                                   R C3+R
                                               868 -1355
                                                            80 124 1 cs_nor2g 12e NOR
 47 dcd_blk_dsucc&0
 ----> BOX644/OUT
                                      RC3+R
                                                  868 -1355
                                                               80 124 1 IOPAD
                                                                                      IOPAD
 0 dcd_blk_dsucc&0
 ----> BOX644/IN
                                     RC3+R
                                                868 -1355
                                                              80 124 1 IOPAD
                                                                                    IOPAD
                                                                                               0
 dcd blk dsucc
 ----> dcd_blk_dsucc
                                      R C3+R
                                                 868 -1355
                                                               80 124 1 PI
 dcd blk dsucc
       > critical clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIO...
 critical(clone(SCORE(ALL),ACTUAL,RE_POWER,FASTEST,NO_VIOLATIONS));
 -1669.49 Avg: -125.31
maximum area for proto box IDCDSUC is 4675
setting SCORE option to ALL.
setting SCOHE option to ALL.
setting ACTUAL option.
 setting RE_POWER option.
setting RE_POWER option.
setting FASTEST mode.
setting NO_VIOLATIONS option.
-1669.49 Avg: -125.31
ArrayNum: 6 ArrayMax: 906
[BD-500100]: 0 parallel copies of gates were made.
[clone]: Execution time was 0.1 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
 ArrayNum: 6 ArrayMax: 906
[clone]: Execution time was U. I seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > reset_critical_slack_limit
-1669.49 Avg: -125.31
resetting the current slack to -1669.4933
        the current slack to -1669.4933

> critical tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATI...
 critical( tswap(SCORE(ALL),ESTIMATED,TWO_LEVEL,NO_VIOLATIONS) );
 -1669.49 Avg: -125.31
maximum area for proto box IDCDSUC is 4675
setting SCORE option to ALL.
setting ESTIMATED option.
setting TWO LEVEL option.
setting NO_VIOLATIONS option.
 -1669.49 Avg: -125.31
ArrayNum: 6 ArrayMax: 906
[BD-500304]: 0 pins swapped on 0 gates and 0 gates cloned.
[tswap]: Execution time was 0.0 seconds.
[BD-502000]: Called transforms 6 times and applied 0 of them.
        > tc_parm REGALL
        > repower_paths {FUZZY(0.02), SIMULTANEOUS_REPOWER}
initial slack is -1669
after repower paths slack is -1669
        > repower paths FUZZY(0.02)
initial slack is -1669
after repower paths slack is -1669
```

```
> critical {repower(SCORE(ALL),INC ,NO_VIOLATIONS), re...
critical( repower(SCORE(ALL ),INC ,NO_VIOLATIONS),
repower(SCORE(ALL),INC,NO_VIOLATIONS,REPOWER_GROUP(BETA)));
-1669.49 Avg: -125.34
maximum area for proto box IDCDSUC is 4676
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
repower: setting SCORE option to ALL.
repower: setting INC mode.
repower: setting NO_VIOLATIONS option.
-1669.49 Avg: -125.34
ArrayNum: 6 ArrayMax: 906
[BD-500026]: repower was applied 0 times.
frepower]: Execution time was 0.3 seconds.
[BD-500026]: repower was applied 0 times.
[repower]: Execution time was 0.3 seconds.
IBD-5020001: Called transforms 12 times and applied 0 of them.
  ----- > compare_critical_slack_limit
-1669.49 Avg: -125.34
comparing new slack -1669.4933 to saved slack -1652.7983
          > reset_critical_slack_limit
-1669.49 Avg: -125.34
resetting the current slack to -1669.4933
         > write end point report -points 5
[ET-0018]: >Begin...New EndPoint Report
    for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:09:29 1999
Part: IDCDSUC
                                      EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                  Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                Max. Endpoints: 5
Sort Field: Slack
                        Abbreviation Comparison/Description
 Cause of Slack
                         SlkCont
                                    Slack due to a point downstream on path
 Slack Continuation
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                          RAT
                                         ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                          ClkGSet
 Clock Gating Setup
ARRIVAL TIME + ADJUST )
                                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK -
 Clock Gating Hold
                         CIkGHId
ARRIVAL TIME + ADJUST )
                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                           CIKTPW
 Clock Tree Pulse Width
TRAILING EDGE)
                               ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                     Setup
 Setup
ADJUST)
                              ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                     Hold
 Hold
ADJUST )
                                   ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
  EndOfCycle
                        EndOfC
ADJUST)
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
  ClockPulseWidth
                         CIkPW
TRAILING EDGE)
```

AF L CL A	ClockSeparation ClkSep RRIVAL TIME + ADJUST) coop ALTest (LOCK + ADJUST) crival Time Limiting ATLimit Num/ Test PinName etName	(CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM Slack discontinuity due to failed test LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
RA 0 (-> BOX714/OUT dcd_succ_last_t1	R C3+R 2668 -1669 3294 1011 1 PO 0 999 0 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
0 _0		R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
159	dcd_succ_last_t1&0 -> C167/a 94 N675 ->{a} C2738/y	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
.0.1	>(a) 62766/y N675 > C2738/a ast_cycle	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
0)	>{b} C2487/y last_cycle >> C2487/a	R C3+R 1056 -1669 33 114_1 cs_nnd2x 14e_NAND F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e_NAND
 N1	N1587 > C1952/y 587	F.C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
11°	num_dcd_cyl&0(1) > BOX679/OUT	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
nur	num_dcd_cyl&0(1) > BOX679/IN m_dcd_cyl(1) > num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0 R C3+R 1024 -1669 80 319 1 PI 0
	n_dcd_cyl(1)	H C3+H 1024 -1669 80 319 1 Pl 0
iu_i RA	2 iu_reset_op_c_t1 reset_op_c_t1 T	R C3+R 2399 -1400 3318 1011 1 PO 0
 O ii	> BOX716/OUT u_reset_op_c_t1	R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
0 ii	> BOX716/IN u_reset_op_c_t1&0 >{a} C2393/y u_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
: 186	o_reset_op_c_rrad > C2393/a 63 gbfonet_6 > gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND F C3+R 536 -1400 100 196 6 cs invvv 09c NOT
	pbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT

198 slow_mode.c2_1> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
3 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT	F C3+R 2352 -1353 1874 1011 1 PO 0 999 0 F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1&0> C167/y 0 dcd_succ_last_t1&0> C167/a	F C3+R 2352 -1353 1874 1011 1 cs_invvv 01c NOT R C3+R 1144 -1353 69 139 4 cs_invvv 01c NOT
1208 N675 >{a} C2738/y 0 N675 > C2738/b 49 N1692	R C3+R 1144 -1353 69 139 4 cs_nnd2x 14b NAND F C3+R 1095 -1353 64 178 3 cs_nnd2x 14b NAND
> C2725rwr/a 46 N1479 >{c} C2721rwr/y	F C3+R 1095 -1353 64 178 3 cs_nnd2g 14e_NAND R C3+R 1049 -1353 116 170 2 cs_nnd2g 14e_NAND R C3+R 1049 -1353 116 170 2 cs_nnd3i 11b_NAND F C3+R 981 -1353 34 113 2 cs_nnd3i 11b_NAND
07 1000	F C3+R 981 -1353 34 113 2 cs_nnd2x 14c NAND F C3+R 958 -1353 62 159 3 cs_nnd2x 14c NAND
> C2905/y N1119 > C2905/a N2010 >{e} C2906/y	R C3+R 958 -1353 62 159 3 cs_invvv 13b NOT 0 F C3+R 918 -1353 63 92 1 cs_invvv 13b NOT 41 F C3+R 918 -1353 63 92 1 cs_nor2g 12e NOR
0 N2010 > C2906/b 50 dcd_blk_dsucc&0 > BOX644/OUT 0 dcd_blk_dsucc&0	R C3+R 868 -1353 80 124 1 cs_nor2g 12e NOR R C3+R 868 -1353 80 124 1 IOPAD IOPAD R C3+R 868 -1353 80 124 1 IOPAD IOPAD 0
> BOX644/IN dcd_blk_dsucc > dcd_blk_dsucc dcd_blk_dsucc	R C3+R 868 -1353 80 124 1 IOPAD IOPAD 0 R C3+R 868 -1353 80 124 1 PI 0

		5 00 5 0000 1010 00 00 01 1 07 0FI
	4 local_milli_t2.reg_n.lat_0/a	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	50 NET1056	F 00 400 00 000 44 4 1 2 0 7
	Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	F CO D 0050 4040 00 00 0 00 0 07 NAME
	>{a} BOX789/y	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	0 NET1056	5 00 5 000 1010 100 00 1 10 05 1111B
	> BOX789/a	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	60 NET1054	D 00 D 0500 4040 400 00 4
	>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	0 NET1054	E CO. D. 0010 1040 100 10 10 100 model 000 NAND
	> BOX785/a	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	81 N1866	E C2+B 2510 1240 159 10 1 cc cc12c 02c AOI
	>{c} C2555/y	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	0 N1866 > C2555/b	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
		R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0 >{d} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
	0 iu_reset_op_c_t1&0	TOOTIT 2000 - 1400 0010 1044 0 CO IIIIUZV UZCIVAIVU
	> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
	1863 gbfonet_6	1 00111 300 1400 100 130 0 03_1IIId2V 02014/14D
174 •		F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
	O abfanct 6	
	> abfocell 6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
	64 N2031	المنافعة الم
ii maan oo	>{e} C2162/y	-R-C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
* * * * * * * * * * * * * * * * * * * *	0 N2031	
	> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
0 1 	114 rcvrv reset a	
	> rcvry_reset.reg_n.lat_0/l2_out_	_n F C3+R 358 -1400 144- 217 5 cl_invvn 07d
त क्याक्षीकी कुतिहरू है। संस	SRL 0 rcvry_reset_q	
•	> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow_mode.c2_1	
		1560 to 8 C3+. 66 160 M/C = 6065 222 13 cb_clk_32_1; LCB _{(756, 8, 7, 756, 8, 8, 757} and the
*	0 slow_mode.c2_1	
	E local milli 44 res in let 0/s	E CO. D. 1060, 1040, 06, 00 0 d in the CO.
		F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	50 NET1056	F C3- 160 60 238 14 cl_invvn 07c
	Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4	F US- 100 00 230 14 CI_INVVII U/C
	>{a} BOX789/y	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	0 NET1056	TOOTH TOO TION TO
	> BOX789/a	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	60 NET1054	11 00 111 2000 1040 120 02 1 05_HILD 07 0 NAME
	>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	0 NET1054	55 2555 1515 125 52 1 65_IIId21 505 17/1175
	> BOX785/a	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	81 N1866	. 55 2575 1515 155 15 156_IIIMEI 50517/III
	>{c} C2555/y	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	0 N1866	
	> C2555/b	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0	
	>{d} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND

```
0 iu_reset_op_c_t1&0
                                                             FC3+R
                                                                                 536 -1400
                                                                                                        100 196 6 cs_nnd2v 02c NAND
----> C2393/a
1863 gbfonet_6
                                                                                                         100 196 6 cs_invvv
                                                                                                                                                09c NOT
----> gbfocell_6/y
                                                             FC3+R
                                                                                  536 -1400
0 abfonet 6
                                                                                                                     44 1 cs invvv 09c NOT
---> gbfocell_6/a
                                                              RC3+R
                                                                                  472 -1400
                                                                                                          184
64 N2031
                                                              RC3+R
                                                                                   472 -1400
                                                                                                          184
                                                                                                                     44 1 cs nnd3v 02c NAND
---->{e} C2162/y
0 N2031
                                                             FC3+R
                                                                                 358 -1400
                                                                                                        144 217 5 cs nnd3v 02c NAND
----> C2162/a
114 rcvry_reset_q
                                                                          FC3+R
                                                                                              358 -1400
                                                                                                                      144 217 5 cl_invvn 07d
----> rcvry reset.reg_n.lat_0/l2_out_n
SRL
           0 rcvrv reset q
                                                                      R C3+
                                                                                                    N/C
                                                                                                                 60 222 13 cl_invvn 07d SRL
                                                                                         160
----> rcvry_reset.reg_n.lat_0/c2
198 slow mode.c2_1
                                                                 R C3+
                                                                                                      N/C
                                                                                                                   60 222 13 cb_clk_32_1 LCB
                                                                                           160
----> slow mode.clockblock/c2
0 slow mode.c2_1
                  > repower_paths {FUZZY(0.02), LOWVT, NUM_CLUSTERS(16)}
initial slack is -1669
total pct of low vt boxes initially is 5.475
box count 621, pct of low vt boxes added is 19.65
total pct of low vt boxes used is 5.636
after repower paths slack is -1669

> write_end_point_report -points 5
| ET-0018]: >Begin...New EndPoint Report for file /tmp/end_point_report..92476.
for file /tmp/end_point_report:.92476.

[ET-0019]: <End.....New Endpoint Report.
                                                                 Character of the Control of the Cont
Sun Apr 18 22:09:30 1999
Part: IDCDSUC
Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                                              Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                                     Max. Endpoints: 5
Sort Field: Slack
                                            Abbreviation Comparison/Description
  Cause of Slack
                                              SlkCont
                                                                  Slack due to a point downstream on path
  Slack Continuation
                                                                  (ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                                              RAT
  Required Arrival Time
  Asserted Required Arrival Time AssrtRAT
                                                                           ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 TIME)
                                                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
  Clock Gating Setup
                                               ClkGSet
 ARRIVAL TIME + ADJUST )
                                                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                                              CIkGHId
  Clock Gating Hold
 ARRIVAL TIME + ADJUST )
                                                  CIKTPW
                                                                        ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
   Clock Tree Pulse Width
 TRAILING EDGE)
                                                         ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                                      Setup
  Setup
 ADJUST)
                                                       ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
  Hold
                                     Hold
 ADJUST)
                                                                ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
  EndOfCycle
                                           EndOfC
 ADJUST)
   ClockPulseWidth
                                               CIkPW
                                                                   ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
```

Loop CLOCK + Arrival Ti Num/	paration ClkSep (CLOCTIME + ADJUST) ALTest (DATA ARADJUST) me Limiting ATLimit Slack (CK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 RRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM discontinuity due to failed test Delay/ Failed Test/ Se AT Slack Slew CL FO Cell P Func T.Adj	
dcd_succ RAT > BO	999 X714/OUT R C3	9 0	
> C10	K714/IN R.C3+F cc_last_t1&0 i7/y R.C3+R	R 2668 -1669 3294 1011 1 IOPAD IOPAD 2668 -1669 3294 1011 1 cs_invvv 01c NOT	
> C10 1594 N67 >{a} C2	5	1075 -1669 27 139 4 cs_invvv 01c NOT 1075 -1669 27 139 4 cs_nnd2x 14b NAND	
0 N675 > C2 19 last_c >{b} C2	38/a R C3+R cle R C3+R	1056 -1669 33 114 1 cs_nnd2x 14b NAND 1 1056 -1669 33 114 1 cs_nnd2x 14e NAND	
	87/a F C3+R	1035 -1669 22 145 3 cs_nnd2x 14e NAND 1035 -1669 22 145 3 cs_invvv 19b NOT 0	
> C19	52/a R C3+R cd_cyl&0(1)	1024 -1669 80 319 1 cs_invvv 19b NOT HR 1024 -1669 80 319 1 IOPAD IOPAD	
0 num_do > BO num_dcd_	d_cyl&0(1) (679/IN R C3+F cyl(1)	R 1024 -1669 80 319 1 IOPAD IOPAD 0	
> nun num_dcd_ 	o_dcd_cyl(1) R C3+ cyl(1)	+R 1024 -1669 80 319 1 PI 0	
 2 iu_r iu_reset_c RAT	eset_op_c_t1 R C3+ o_c_t1 999		
> BO 0 iu_reset > BO	(716/OUT R C3- _op_c_t1	+R 2399 -1400 3318 1011 1 IOPAD IOPAD	
0 iu_reset >{a} C2	_op_c_t1&0		
> C23 1863 gbfc > gbf	93/a F C3+R net_6	536 -1400 100 196 6 cs_nnd2v 02c NAND 536 -1400 100 196 6 cs_invvv 09c NOT	

	0 gbfonet_6> gbfocell_6/a 64 N2031>{b} C2162/y 0 N2031> C2162/a 114 rcvry_reset_q> rcvry_reset.reg_n.lat_0/l2_ou SRL	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	3 dcd_succ_last_t1 dcd_succ_last_t1 RAT	F C3+R 2352 -1353 1874 1011 1 PO 0 999 0
	> BOX714/OUT 0 dcd_succ_last_t1 > BOX714/IN	F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
	0 dcd succ last t1&0	F C3+R 2352 -1353 1874 1011 1 cs_invvv 01c NOT R C3+R 1144 -1353 69 139 4 cs_invvv 01c NOT
	1208 N675	R C3+R 1144 -1353 69 139 4 cs_nnd2x 14b NAND
	> C2738/b 49 N1692 >{b} C2725rwr/y	F C3+R 1095 -1353 64 178 3 cs_nnd2x 14b NAND F C3+R 1095 -1353 64 178 3 cs_nnd2g 14e NAND
	0 N1692 > C2725rwr/a 46 N1479	R C3+R 1049 -1353 116 170 2 cs_nnd2g 14e NAND
•	>{c} C2721rwr/y 0 N1479 > C2721rwr/b	R C3+R 1049 -1353 116 170 2 cs_nnd3i 11b NAND F C3+R 981 -1353 34 113 2 cs_nnd3i 11b NAND
	67 N892 >(d) C2338/y	F C3+R 981 -1353 34 113 2 cs_nnd2x 14c NAND
	0 N892 > C2338/a	R C3+R 958 -1353 62 159 3 cs_nnd2x 14c NAND
	23 N1119 > C2905/y N1119	R C3+R 958 -1353 62 159 3 cs_invvv 13b NOT 0
	> C2905/a N2010	F C3+R 918 -1353 63 92 1 cs_invvv 13b NOT 41
	>{e} C2906/y 0 N2010 > C2906/b	F C3+R 918 -1353 63 92 1 cs_nor2g 12e NOR R C3+R 868 -1353 80 124 1 cs_nor2g 12e NOR
	50 dcd_blk_dsucc&0 > BOX644/OUT	R C3+R 868 -1353 80 124 1 IOPAD IOPAD
	0 dcd_blk_dsucc&0> BOX644/IN dcd_blk_dsucc	R C3+R 868 -1353 80 124 1 IOPAD IOPAD 0
	> dcd_blk_dsucc	R C3+R 868 -1353 80 124 1 PI 0

	 4 local_milli_t2.reg_n.lat_0/a	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	50 NET1056	
	Setup local_milli_t2.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	
	>{a} BOX789/y	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	0 NÈT1056	_
	> BOX789/a	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	60 NET1054	
	>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	0 NET1054	-
	> BOX785/a	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	81 N1866	
	>{c} C2555/y	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	0 N1866	
		R.C3+R. 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0	
		R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
	0 iu_reset_op_c_t1&0	
	> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
	1863 gbfonet_6	
like	> gbfocell_6/y	F_C3+R536 -1400 100 196 6 cs_invvv 09c NOT
	0 abtonet 6	
	> gbfocell_6/a	R-C3+R 472 -1400 184 44-1 cs_invvv 09c NOT
	64 N2031	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
er e	>{e} C2162/V	H C3+H 4/2 -1400 184 44 1 cs nnd3v 02c NAND
	0 N2031	F C3+R 3581400 144 217 5 cs_nnd3v 02c NAND
	> G2162/a	F C3+R 3581400 144 217 5 cs_nnd3v 02c NAND
	114 rcvry_reset_q	_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
v	SRI 0 rever reset a	_II
	> rovry reset reg in lat 0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow mode c2 1	TOOT TOO INO OU 222 TO CI_IIIVVII U/U ONL
, •	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	11 001 100 100 00 222 10 CD_CIR_O2_1 20D
•		
	5 local_milli_t1.reg_n.lat_0/a	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	50 NET1056	
	Setup local_milli_t1.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c
	1200 slow_mode.c1_4	
	>{a} BOX789/y	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	0 NÈT1056	
	> BOX789/a	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	60 NET1054	_
	>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	0 NET1054	
	> BOX785/a	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	81 N1866	
	>{c} C2555/y	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	0 N1866	
	> C2555/b	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
	110 iu_reset_op_c_t1&0	

```
2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
                               RC3+R
---->{d} C2393/y
0 iu reset op c t1&0
                                                         FC3+R
                                         536 -1400
                                                     100
----> C2393/a
1863 qbfonet_6
                                                          196 6 cs_invvv
                                                                         09c NOT
                               FC3+R
                                         536 -1400
                                                     100
---> gbfocell_6/y
0 qbfonet_6
                                         472 -1400
                                                      184
                                                           44 1 cs invvv 09c NOT
---> gbfocell_6/a
                               R C3+R
64 N2031
                                                           44 1 cs_nnd3v 02c NAND
---->{e} C2162/y
                               RC3+R
                                          472 -1400
                                                      184
0 N2031
                                                     144 217 5 cs_nnd3v 02c NAND
                                         358 -1400
                               FC3+R
----> C2162/a
114 rcvry_reset_q
                                               358 -1400
                                                          144 217 5 cl_invvn 07d
                                     FC3+R
----> rcvry_reset.reg_n.lat_0/l2_out_n
SRL
        0 rcvry_reset_q
                                   R C3+
                                                  N/C
                                                         60 222 13 cl invvn 07d SRL
                                             160
----> rcvry_reset.reg_n.lat_0/c2
198 slow mode.c2_1
                                                          60 222 13 cb_clk_32_1 LCB
----> slow_mode.clockblock/c2
                                     R C3+
                                              160
                                                   N/C
0 slow mode.c2_1
         > compare_critical_slack_limit
-1669.49 Avg: -125.33
comparing new slack -1669.4933 to saved slack -1652.7983
        > traceset {repower_paths HOWMANY}
[traceset]: trace string = repower_paths HOWMANY
[tracing]: set trace variable repower_paths to 20
      > write end_point_report -points 3 -paths 1
[ET-0018]: >Begin...New EndPoint Report
 for file /tmp/end_point_report..92476.
[ET-0019]: <End....New Endpoint Report.
Sun Apr 18 22:09:30 1999
Part: IDCDSUC
                                   EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
                             Max. Endpoints: 3
Sort Field: Slack
 Cause of Slack
                      Abbreviation Comparison/Description
                  -----
                                 Slack due to a point downstream on path
                       SIkCont
 Slack Continuation
                                 ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Required Arrival Time
                        RAT
                                      ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
                                  ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                        ClkGSet :
 Clock Gating Setup
ARRIVAL TIME + ADJUST )
                                  ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
 Clock Gating Hold
                       ClkGHld
ARRIVAL TIME + ADJUST )
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
                         CIKTPW
TRAILING EDGE )
                             ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                   Setup
ADJUST)
                            ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                   Hold
 Hold
ADJUST)
                                ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                      EndOfC
 EndOfCycle
ADJUST )
```

	(CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE) ClockSeparation Clk ARRIVAL TIME + ADJUST)	Sep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
Loop ALTest CLOCK + ADJUST)	(DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
	Limit Slack discontinuity due to failed test
Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
1 dcd_succ_last_t1 dcd_succ_last_t1 RAT > BOX714/OUT	R C3+R 2668 -1669 3294 1011 1 PO 0 999 0 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
O.dcd_succ_last_t1> BOX714/IN O dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
> C167/y 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
> C167/a 1594 N675	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT
>{a} C2738/y 0-N675 > C2738/a	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
19 last_cycle >{b} C2487/y	R C3+R 1056 -1669 33 114 1 cs_nnd2x _14e NAND
0 last_cycle > C2487/a 21 N1587	F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
·	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
> C1952/a 11 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
> BOX679/OUT 0 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
> BOX679/IN num_dcd_cyl(1) > num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0 R C3+R 1024 -1669 80 319 1 PI 0
num_dcd_cyl(1)	
2 iu_reset_op_c_t1 iu_reset_op_c_t1	R C3+R 2399 -1400 3318 1011 1 PO 0
RAT > BOX716/OUT	999 0 R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
0 iu_reset_op_c_t1> BOX716/IN	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
0 iu_reset_op_c_t1&0 >{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
> C2393/a 1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND

	1. C	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
	> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
	0 gbfonet_6> gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
	64 N2031	
	>{b} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
	0 N2031	047 F
	> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
	114 rcvry_reset_q	t_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
	CDI A royay recet a	
	> rcvrv reset.reg n.lat 0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	100 alow mode of 1	
	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	
	2 ded suce last t1	F C3+R 2352 -1353 1874 1011 1 PO 0
	t t last Ad	
	RAT	999
	> BOX714/OUT	F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1	F 00 D 0050 1050 1974 1011 1 IOPAD IOPAD
	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
r – – – – – – – – – – – – – – – – – – –	0 dcd_succ_last_t1&0	F C3+R 2352 -1353 1874 1011 1 cs_invvv 01c NOT
	0 ded succellast t1&0	F C3+R 2352 -1353 1874 1011 1 cs_invvv 01c NOT
**	> C167/a	R C3+R 1144 -1353 69 139 4 65_111VV 016 NO1
	1208 N675	200 4 of the NAND
	>{a} C2738/y	-R C3+R 1144 -1353 69 139 4 cs_nnd2x 14b NAND
	0 N675	F C3+R 1095 -1353 64 178 3 cs_nnd2x 14b NAND
· · · · · · · · · · · · · · · · · · ·	> , U2/30/U	F C3+n 1033 -1030 C7 773 C C3_m,
	>{b} C2725rwr/y	F C3+R 1095 -1353 64 178 3 cs_nnd2g 14e NAND
	> C2725rwr/a	R C3+R 1049 -1353 116 170 2 cs_nnd2g 14e NAND
	46 N1479	R C3+R 1049 -1353 116 170 2 cs_nnd3i 11b NAND
· I · · ·	>{c} C2/21rwr/y 0 N1479	H C3+H 1049 -1330 110 170 2 35_111d51 1.5 10 0.5
I	> C2721rwr/b	F C3+R 981 -1353 34 113 2 cs_nnd3i 11b NAND
I	67 N892	
	>{d} C2338/y	F C3+R 981 -1353 34 113 2 cs_nnd2x 14c NAND
	0 N892	R C3+R 958 -1353 62 159 3 cs_nnd2x 14c NAND
	> C2338/a	R C3+R 958 -1353 62 159 3 cs_nnd2x 14c NAND
	23 N1119 > C2905/y	R C3+R 958 -1353 62 159 3 cs_invvv 13b NOT 0
	N1119	
I	> C2905/a	F C3+R 918 -1353 63 92 1 cs_invvv 13b NOT 41
	N2010	- 00 D 040 4050 60 00 1 00 nor2d 12e NOR
	>{e} C2906/y	F C3+R 918 -1353 63 92 1 cs_nor2g 12e NOR
	0 N2010 > C2906/b	R C3+R 868 -1353 80 124 1 cs_nor2g 12e NOR
	50 dcd_blk_dsucc&0	11 00+11 000 1000 00 1 <u>=</u> 1 1 0= <u>1</u> 1 = 1
I	> BOX644/OUT	R C3+R 868 -1353 80 124 1 IOPAD IOPAD
I	0 dcd_blk_dsucc&0	
	> BOX644/IN	R C3+R 868 -1353 80 124 1 IOPAD IOPAD 0
	dcd_blk_dsucc	

```
----> dcd_blk_dsucc
                                     R C3+R
                                                 868 -1353
                                                               80 124 1 PI
                                                                                         0
dcd_blk_dsucc
       > chkbuff
[BD-500000]: chkbuff CMVC version 1.11 compiled on Apr 13 1999 at 18:21:07
[BD-501000]: Removed 0 buffers and merged 0 AND gates.
[chkbuff]: Execution time was 0.0 seconds.
       > dualcnt REG
[dualcnt]: 0 REG boxes are followed by inverters
       > dualcnt IOPAD
[dualcnt]: 32 or 7 IOPAD boxes are followed by inverters
       > dual_rail_to_single_rail
[dual_rail_to_single_rail]: CMVC version 1.8 compiled on Apr 13 1999 at 18:01:34.
[dual_rail_to_single_rail]: created 0 single rail boxes
       > nextbox chklegal
>>]: nextbox(_chklegal_);_____
[BD-41212]: (E) Gate 'slow_mode.clockblock' is bound to cell 'cb_clk_32_1' which is not a proper parent.
[BD-41212]: (E) Gate 'slow_mode.clockblock_1' is bound to cell 'cb_clk_32_1' which is not a proper
[BD-41212]: (E) Gate 'slow_mode.clockblock_2' is bound to cell 'cb_clk_32_1' which is not a proper
parent.
[BD-41212]: (E) Gate 'slow_mode.clockblock_3' is bound to cell 'cb_clk_32_1' which is not a proper
parent.
[BD-41212]: (E) Gate 'slow_mode.clockblock_4' is bound to cell 'cb_clk_32_1' which is not a proper
[BD-41212]: (E) Gate 'slow_mode.clockblock_5' is bound to cell 'cb_clk_32_1' which is not a proper
parent.
[BD-41200]: No illegal DOT gates found.
[BD-41202]: No illegal pin drops found.
>>]: nextnet( chklegal );
[BD-41206]: No illegal pin drops found.
[BD-41204]: No illegally dotted nets found.
       > checksrc
[BD-40132]: Network IDCDSUC has no potential problems.
       > nextbox dbuff()
>>]: nextbox( dbuff() );
[BD-500000]: dbuff CMVC version 1.6 compiled on Apr 13 1999 at 18:22:00
       > reset_timing
       > checkfan
Electrical Violations in Network 'IDCDSUC'
                                                Capacitance
                                                                     Slew
                                                                                     Sink
Fanout
Pin/Port
                       -> Net
                                                 Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdjLim / Actual
eu_iu_enter slow md
                            -> eu_iu_enter_slow_md
                                                                141.00 / 141.00 / 16.73 290.00
/ 290.00 / 352.00 * 12 / 12 / 1 1 on ing stores
op_inq_stores
                          -> op ing stores
                                                        141.00 / 141.00 / 159.72 * 290.00 /
```

290.00 / 112.00

12/ 12/ 3 1

```
141.00 / 141.00 / 32.56 290.00 /
eu_iu_mmode
                      -> eu_iu_mmode
290.00 / 326.00 * 12 / 12 / 2 1
                                                  141.00 / 141.00 / 141.99 * 290.00
du iu hold_aa_req
                        -> du_iu_hold_aa_req
                  12/ 12/ 2 1
/ 290.00 / 424.00 *
                                                   141.00 / 141.00 / 30.80 290.00 /
                        -> eu_iu_fpu_end_op
eu_iu_fpu_end_op
                12/ 12/ 1 1
290.00 / 339.00 *
                                                 141.00 / 141.00 / 19.15 290.00 /
                        -> eu_iu_misc_hold
eu iu misc hold
                12/ 12/ 1 1
290.00 / 332.00 *
                                                   141.00 / 141.00 / 144.35 * 290.00 /
                        -> op_mcend_raw
op_mcend_raw
290.00 / 91.00
               12/ 12/ 3 1
                                         141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                   -> clka
clka
        12/ 12/ 3 1
60.00
                       -> du_iu_quiesced
                                                 141.00 / 141.00 / 20.50 290.00 /
du_iu_quiesced
               12/ 12/ 1 1
290.00 / 338.00 *
                                            141.00 / 141.00 / 170.11 * 290.00 / 290.00
                     -> iq_empty
ia empty
/ 116.00
         12/ 12/ 4 1
                     -> gptr_scan_in
                                               141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
gptr_scan_in
     12/ 12/ 1 1
0.00
             gptr_a_clk
       12/ 12/ 1 1
0.00
                                            141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                     -> gptr_b_clk
gptr_b_clk
            12 / 1 1
0.00
       12/
                             141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                   -> clkg2
clkq2
60.00 12 / 12 / 3 1 eu_iu_fxu_exc_cond 141.00 / 141.00 / 15.67 290.00
/ 290.00 / 390.00 * 12 / 12 / 1 1 1 ....
du_iu_store_status(2) -> du_iu_store_status(2) 141.00 / 141.00 / 16.89 290.00 /
290.00 / 500.00 * 12 / 12 / 1 1
                                                 141.00 / 141.00 / 47.57 290.00 /
eu_iu_srlz_op_actn(0)
                     -> eu_iu_srlz_op_actn(0)
290.00 / 374.00 * 12 / 12 / 2 1
eu_iu_srlz_op_actn(1) -> eu_iu_srlz_op_actn(1) 141.00 / 141.00 / 47.57 290.00 / 290.00 / 341.00 * 12 / 12 / 2 1
                                                                            والرواجية المساوات
290.00 / 341.00 * 12 / 12 / 2 1
                                                 141.00 / 141.00 / 318.91 * 290.00 /
                     -> num_dcd_cyl(1)
num dcd cyl(1)
              12/ 12/ 1 1
290.00 / 80.00
                                                        141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(0)
                          -> eu_iu_srlz_op_encode(0)
                         12/ 12/ 1 1
290.00 / 290.00 / 401.00 *
                         -> eu_iu_srlz_op_encode(1)
                                                       141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(1)
290.00 / 290.00 / 400.00 *
                         12 / 12 / 1 1
                                                        141.00 / 141.00 / 16.89
                          -> eu_iu_srlz_op_encode(2)
eu iu srlz op encode(2)
                         12 / 12 / 1 1
290.00 / 290.00 / 420.00 *
                                                        141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(3)
                          -> eu_iu_srlz_op_encode(3)
                         12/ 12/ 1 1
290.00 / 290.00 / 302.00 *
                          -> eu_iu_srlz_op_encode(4)
                                                        141.00 / 141.00 / 16.89
eu iu srlz_op_encode(4)
290.00 / 290.00 / 406.00 *
                         12/ 12/ 1 1
                                                        141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(5)
                           -> eu_iu_srlz_op_encode(5)
290.00 / 290.00 / 373.00 *
                         12/ 12/ 1 1
                                                        141.00 / 141.00 / 16.89
                           -> eu_iu_srlz_op_encode(6)
eu iu srlz op encode(6)
                         12 / 12 / 1 1
290.00 / 290.00 / 354.00 *
                                                         141.00 / 141.00 / 16.89
eu iu srlz_op_encode(7)
                          -> eu_iu_srlz_op_encode(7)
290.00 / 290.00 / 398.00 *
                         12/ 12/ 1 1
                          -> eu_iu_srlz_op_encode(8)
                                                         141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(8)
290.00 / 290.00 / 367.00 *
                         12/ 12/ 1 1
                         -> eu_iu_srlz_op_encode(9)
                                                         141.00 / 141.00 / 16.89
eu iu srlz op encode(9)
                         12/ 12/ 1 1
290.00 / 290.00 / 323.00 *
                                                        141.00 / 141.00 / 16.89
                          -> eu_iu_srlz_op_encode(11)
eu_iu_srlz_op_encode(11)
```

```
290.00 / 290.00 / 500.00 * 12 / 12 / 1 1
         c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1 78.50 / 78.50 / 220.92 *
         200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP BTR KEEP BHC NO PARALLEL
         NO SERIAL
         c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2 1
                                                               78.50 / 78.50 / 222.27 *
         200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
         clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
                                                               78.50 / 78.50 / 212.39 *
         200.00 / 200.00 / 184.59 12 / 2 12 / 13 * 13 KEEP_BTR KEEP_BHC NO PARALLEL
         c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
                                                                78.50 / 78.50 / 237.92 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
         c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                               78.50 / 78.50 / 239.36 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
         clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                               78.50 / 78.50 / 228.73 *
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                               78.50 / 78.50 / 237.92 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP BHC NO PARALLEL
    NO_SERIAL
         c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
                                                              78.50 / 78.50 / 239.37 .*.
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
     NO_SERIAL ....
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3 78.50 / 78.50 / 228.73 *
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
                Capacitance Slew
                                                                    Sink
         Fanout
         Pin/Port Limit / AdjLim / Actual Limit / AdjLim / Actual
         Limit / AdiLim / Actual
         c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                                78.50 / 78.50 / 239.36 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
         clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4 78.50 / 78.50 / 228.73 *
         NO SERIAL
         c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
                                                               78.50 / 78.50 / 237.91 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                               78.50 / 78.50 / 239.37 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP BHC NO PARALLEL
         NO_SERIAL
         clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                             78.50 / 78.50 / 228.73 *
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
         c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                               78.50 / 78.50 / 237.92 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
         NO SERIAL
         c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
                                                               78.50 / 78.50 / 239.37 *
```

```
12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                             78.50 / 78.50 / 228.73 *
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                         12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 198.79
NO SERIAL
                                                        70.00 / 70.00 / 1011.00 * 301.00
                           -> dcd_succ_last_t1&0
y@C167:cs_invvv01c
/ 301.00 / 3294.02 *
                         12 / 1 1 KEEP_BTR
                    12/
                                                    68.00 / 68.00 / 77.40 * 290.00 /
                            -> N1531
y@C1994:cs_invvn01c
                 12/ 12/
                            2 2
290.00 / 286.02
                                                    68.00 / 68.00 / 1011.00 * 301.00 /
                            -> N18&0
v@C2013:cs_invvn01c
301.00 / 3608.92 *
                  12/
                        12 / 1 1
                                                     68.00 / 68.00 / 1011.00 * 301.00 /
                            -> N146&0
v@C2082:cs_invvn01c
                        12 / 1 1
301.00 / 3604.78 * 12 /
                                                    261.00 / 261.00 / 271.46 * 290.00 /
                            -> N1681
y@C2194:cs_invvn07c
290.00 / 261.53
                 12/ 12/
                            7 7
                                                         71.00 / 71.00 / 1044.40 *
y@C2393:cs_nnd2v02c
                             -> iu_reset_op_c_t1&0
290.00 / 290.00 / 3371.12 *
                           12 / 12 /
                                     3 3
                                                    68.00 / 68.00 / 125.56 * 290.00 /
y@C2425:cs_invvn01c
                            -> N1815
                                                   290.00 / 451.90 * 12 /---12 /
                           1 1 --
                                                     85.00 / 85.00 / 97.67 * 290.00 /
                             -> N1435
y@C2496:cs_nnd4n03c
290.00 / 353.82 *
                       12/ 5 5
                 12 /
                                                    133.00 / 133.00 / 150.69 * 290.00 /
                            -> N1645
v@C2646:cs_invvn04c
                       12/ 6 6
290.00 / 275.60
                 12/
                                                         500.00 / 500.00 / 540.60 *
v@C2726:cs nnd2n11c
                             -> dsucc_or_agi&0
                       12/ 12/ 2 2
290.00 / 290.00 / 258.01
y@C2744:cs_invvn13c
                            -> N2086&0
                                                      996.00 / 996.00 / 1081.45 * 290.00
                 12/ 12/ 7 7
/ 290.00 / 271.62
                                                    326.00 / 326.00 / 234.15 290.00 /
y@C2800:cs_invvn08c
                            -> N1290
                       12/ 14*14
                .12/
290.00 / 193.42
                                                      167.00 / 167.00 / 183.47 * 290.00 / ...
                             -> N1097
y@C2728rwr:cs_invvn05c
290.00 / 266.58
                 12/-12/ 4 4
                                                     110.00 / 110.00 / 132.34 * 290.00 / --
y@C2918:cs_nor2n04c
                            -> N2016
290.00 / 428.15 *
                 12/
                       12 /
                            1 1
                                                                              290.00 /
                                                      797.00 / 797.00 / 402.55
y@gbfocell_0:cs_invvn12c
                             -> abfonet_0
                       12 / 20 * 20
290.00 / 149.98
                 12/
                                                          I2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
290.00 / 290.00 / 242.45
                         12/ 12/ 8 8
```

[BD-500900]: (W) There were 64 electrical violations. > measure

1.544730

The model <IDCDSUC> has: 122 **Primary Inputs** 73 **Primary Outputs** 0 Primary BIDIs 1129 Signals 906 Gate Count Connections 1744 Master REG Bits 83 83 Slave REG Bits 4676 Internal Area 0 External Area 0.519495 Gates/Connects 1744 **Fanout Count**

Average Fanout

Avg Tech Box Size = 5.161148 Tech Box Size Stddev = 0.011242 Power 0.000000 ***R-E-A-L***S-T-A-T-I-S-T-I-C-S*** Real signals 754 Real boxes 531 Real connections 1369 Real LSTs 2123 Real ICells/box 8.806026 Real LSTs/box 3.998117 Real nets/box 1.419962 Cell Total Each Cell Type Cnt Boxname Power Level Function Int Ext Power Int Ext Power -----6 cs ao22n03c 03c AOI 6 0 0.000 36 0 0.000 ...2 cs_ao12n03c 03c --> --AOI 0.000 4.... -0 ---8 0.000 1 cs_ao12n10c 10c AOI > 12 0.000 0 12 0.000 cs_ao22n04c 04c AOI 6 > 0 0.000 6 0.000 1 cs_ao22n10c 10c > AOI 18 0.000 0 18 0.000 cs_ao12n07c 1 -07c · > · -AOI 6 0 0.000 6 0.000 180 BRKPT ·> **BRKPT** 0 0 0.000 ... 0 0 0.000 195 IOPAD ... IOPAD 0 > 0-0.000 0. 0.000 141 cs_nnd2n02c 02c NAND 3 0.000 423 0 0.000 19 cs nnd2n04c 0 0.000 04c NAND -3 0 0.000 57 4 0 0.000 -- 1 cs_nnd2v05c 05c NAND 4 0.000 1 cs_nnd2n12c 12c > ... **NAND** 12 0.000 12 ... 0.000 cs_nnd3n02c 18 02c NAND 4 -0 0.000 72 0 0.000 1 cs_nnd3v02c 02c NAND 4 0 0.000 4 0.000 3 cs_nnd2v13c -yar 13c -· > NAND 15 0 0.000 45 0.000 3 cs_nnd2n03c NAND. 03c : > 3 0 0.000 9 0 0.000 5 cs_nnd4n03c 03c NAND . 5 > ·· 0 0.000 25 0.000 2 cs_nnd3n03c 03c > 4 NAND 0 0.000 8 0 0.000 2 cs_nnd2n11c 11c > NAND 11 0.000 22 . . 0 0.000 2 cs_nnd2x14c 14c NAND 24 0 0.000 48 0 0.000 1 cs_nnd2v02c 02c > **NAND** 3 0 0.000 3 0 0.000 1 cs nnd3n07c 07c **NAND** > 6 0 0.000 6 0 0.000 4 cs_nnd2x14e 14e > **NAND** 20 0.000 80 0.000 0 2 cs_nnd2n07c 07c > **NAND** 4 0 0.000 8 0.000 1 cs nnd2x14b 14b > NAND 28 0.000 28 0.000 1 cs_nnd3i11b 11b NAND 30 0 0.000 -30 0.000 1 cs_nnd4v10c 10c > **NAND** 20 0 0.000 20 0 0.000 1 cs_nnd2q14e 14e **NAND** > 23 0 0.000 23 0 0.000 1 cs_nnd4v10b 10b NAND 20 > 0 0.000 20 0.000 1 cs_nnd2n08c 08c NAND > 7 0 0.000 7 0.000 1 cs_nnd2v14c 14c > NAND 19 0 0.000 19 0.000 2 cs_nnd3n05c 05c > NAND 6 0 0.000 12 0.000 1 cs_nnd2n05c 05c > NAND 4 0 0.000 4 0 0.000 1 cs nnd2v11c 11c NAND > 11 0 0.000 0 11 0.000 1 cs_nnd2q11b 11b > **NAND** 19 0 0.000 19 0.000 0 1 cs_nnd3z10c 10c > NAND 18 0 0.000 18 0 0.000 1 cs nnd2f03c 03c NAND 4 0 0.000 4 0.000 1 cs_nnd3z07c 07c NAND 10 0 0.000 10 0 0.000

0	cs_nnd4v06c		06c	>	NAND	8	0	0.000	16	0	0.000	
2	cs_nor2n02c		02c	>	NOR	3	0	0.000	21	o	0.000	
7	_		04c		NOR	3	Ö	0.000	12	ő	0.000	
4	cs_nor2n04c		03c	>	NOR	4	0	0.000	4	ő	0.000	
1	cs_nor3n03c			>	NOR	27	0	0.000	27	o	0.000	
1	cs_nor2g12e		12e	>							0.000	
1	cs_nor3v10e		10e	>	NOR	16	0	0.000	16	0		
1	cs_nor2v11c		11c	>	NOR	11	0	0.000	11	0	0.000	
1	cs_invvv01c		01c	>	NOT	2		0.000	2		0.000	
22	cs_invvn12c		12c	>	NOT	6	0	0.000	132	0	0.000	
6	cs_invvn10c		10c	>	NOT	4	0	0.000	24	0	0.000	
5	cs_invvn09c		09c	>	NOT	4	0	0.000	20	0	0.000	
48	cs_invvn07c		07c	>	NOT	2	0	0.000	96	0	0.000	
49	cs_invvn01c		01c	>	NOT	2	0	0.000	98	0	0.000	
6	cs_invvn15c		15c	>	NOT	10	0	0.000	60	0	0.000	
3	cs_invvn11c		11c	>	NOT	6	0	0.000	18	0	0.000	
4	cs_invvn13c		13c	>	NOT	8	0	0.000	32	0	0.000	
1	cs_invvv19b		19b	>	NOT	28	0	0.000	28	0	0.000	
6	cs_invvn06c		06c	>	NOT	2	0	0.000	12	0	0.000	
3	cs_invvn08c		08c	>	···NOT ·	4	0	0.000	12	0	0.000	
3	cs_invvn02c		02c	>	NOT	2	0	0.000	6	0	0.000	
2	cs_invvv14c		14c	>	NOT	8	0	0.000	16	0	0.000	
12	cs_invvn04c		04c	>	NOT	2	0	0.000	24	0	0.000	
8	cs_invvn05c		05c	>	NOT	2	0	0.000	16	0	0.000	
1	cs_invvn14c	÷.,	14c	> .	NOT	8	0 -	0.000	8	.0	0.000	
1	cs_invvv13b		13b	>	NOT	8	0 -	0.000	8	. 0	0.000	
1	cs_invvv13c	-	13c	>	NOT	8	0	0.000	8	0	0.000	0
1	cs_invvv10c	1 40.0	10c	>.	NOT	4	0	0.000	4	0	0.000	
1	cs_invvn16c		16c	 > _	NOT	14	Ò	0.000	14 -	0		
1	cs_invvv09c		09c	· >	NOT	4	0	0.000	4	0	0.000	
1.	cs_invvn01e		01e	>	NOT	2	0		2		0.000	14.4 T
1	cs_oa21n10c		10c	> .	OAI	14	0	0.000	14	0	0.000	
1	cs_oa22n10c	— 1 - 12 - 13 - 13 - 14 - 15 - 15 - 15 - 15 - 15 - 15 - 15	10c	>	OAI	18	0	0.000	18	0	0.000	
1	cs_oa21n10e	• •	10e	>	OAI	14	Ō	0.000	14	0	0.000	
22	cl_invvn07d		07d	>	REG	25	Ō	0.000	550	0		
12	cl_invvn07c		07c	, , ,	REG	25	Õ	0.000	300	0		
18	cl_nnd2n07c		07c		REG	26		0.000			0.000)
1	cl_invvn05c		05c	>	REG	25	0	0.000	25	0	0.000	
8	cl_ao22n07c	0	07c	>	REG	33	0	0.000	264	0		r
14	cl_invvn06d		06d	>	REG	25	ō	0.000	350	Ō		
	cl_invvn05d		05d	>	REG	25	0	0.000	25	o o	0.000	
1 2	cl_nnd3n07c		07c	>	REG	29	Ő	0.000	58	Ō	0.000	
	cl_nlndsno/c		06c		REG	26	0	0.000	26	o	0.000	
1			07c	>	REG	30	0	0.000	30	ő	0.000	
1	cl_ao21n07c		06c	>	REG	25	0	0.000	50	o	0.000	
2	cl_invvn06c			>	REG	30	0	0.000	30	0	0.000	
1	cl_oa21n07c		07c	>			70		0.000 0.000	70		0.000
1	cb_mode_block		Α		SEQUEN			0 0.0		480 180		0.000
6	cb_clk_32_1				QUENTIA		30					
1	cs_xbn2n01b		01b	>	XNOF			0.000				
1	cs_xbo2n01d		01d	>	XOR	8	0	0.000	8	0	0.000	

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

of Levels Output

```
0 1 *
1 59 50* plus *********
2 1 *
3 4 ****
4 1 *
10 3 ***
11 1 *
12 3 ***
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# of
Levels Register
       7
 2
       21
 3
       1
 5
       6
 6
 9
- 10 6
 12
        2
 14
        6
 15
 16
```

The Histogram Of Fanin vs. Box

The Histogram Of Fanout vs. Net

```
# of
Fanout Nets
   2
0
      1
   931
      2
   96
3
   37
4
   16
5
   8
6
   13
7
8
   3
13
   3
14
   16
```

[End of measure]

```
[measure]: Execution time was 0.8 seconds.
      > slackhist
[slackhist]: CMVC version 1.6 compiled on Mar 31 1999 at 11:27:25.
[slackhist]: worst = -1669.49, best = 1019.49, stddev=716.94 maxfanout 20
[slackhist]: avg = -125.33, delta = 0.50, intervals = 50
Distribution of Slacks for All Nets
[slackhist]: Worst -1669.49, Best
                                 1019.49
[slackhist]: Avg -125.33, Std Dev 716.94
                     High: Number Percent Cum Percent
[slackhist]:
            Low to
[slackhist]: -1669.50 to -1669.00:
                                7 0.62
                                            0.62
[slackhist]:
             Above -1644.50: 817 72.36
                                            72.98
[slackhist]:
               Other nets: 305 27.02
                                         100.00
[slackhist]:
      > prtdelav
[BD-500000]: prtdelay CMVC version 1.4 compiled on Apr 13 1999 at 18:31:38
IBD-5019001: Worst arrival time in the network is 2668.493164.
       > write end point report -points 10
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:09:35 1999
Part: IDCDSUC
Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
                                  Max. Slack: 1.13427E+38
Min. Slack: -1.13427E+38
Sort Field: Slack
                               Max. Endpoints: 10
                        Abbreviation Comparison/Description
 Cause of Slack
                         SlkCont
                                    Slack due to a point downstream on path
 Slack Continuation
                                    ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                          RAT
 Required Arrival Time
                                         ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                     ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
 Clock Gating Setup
                         ClkGSet
ARRIVAL TIME + ADJUST )
                                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
                         ClkGHld
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                           CIKTPW
                                       ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 Clock Tree Pulse Width
TRAILING EDGE )
                               ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
 Setup
                     Setup
ADJUST)
                              ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
                    Hold
 Hold
ADJUST )
                                   ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
                       EndOfC
 EndOfCycle
ADJUST)
                         CIkPW
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
 ClockPulseWidth
TRAILING EDGE)
                                    ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
 ClockSeparation
                         ClkSep
```

ARRIVAL TIME + ADJUST) (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM ALTest CLOCK + ADJUST) Arrival Time Limiting **ATLimit** Slack discontinuity due to failed test Num/ LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj Test PinName NetName 1 dcd_succ_last_t1 R C3+R 2668 -1669 3294 1011 1 PO 0 dcd_succ_last_t1 RAT 999 ----> BOX714/OUT R C3+R 2668 -1669 3294 1011 1 IOPAD **IOPAD** 0 dcd_succ last t1 ----> BOX714/IN R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD 0 dcd_succ last t1&0 ---> C167/y --- --- R C3+R -- 2668 --1669 3294 1011 1 cs_invvv 01c NOT 0 dcd_succ_last_t1&0 ----> C167/a F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT 1594 N675 F C3+R -- 1075 -1669 27 139 4 cs_nnd2x 14b NAND ---->{a} C2738/y 0 N675 ---> C2738/a R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND 19 last_cycle ---->{b} C2487/y R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND 0 last cycle ----> C2487/a ----> C2487/a F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND 21 N1587 ---> C1952/y F C3+R 1035 -1669 22 145 3 cs invvv 19b NOT 0 ---> C1952/a R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT 11 num_dcd_cyl&0(1) ----> BOX679/OUT R C3+R 1024 -1669 80 319 1 IOPAD **IOPAD** 0 num_dcd_cyl&0(1) ----> BOX679/IN R C3+R 1024 -1669 80 319 1 IOPAD IOPAD num_dcd_cyl(1) ----> num_dcd_cyl(1) R C3+R 1024 -1669 0 80 319 1 PI num_dcd_cyl(1) 2 iu_reset_op_c_t1 R C3+R 2399 -1400 3318 1011 1 PO 0 iu_reset_op_c_t1 RAT 999 ----> BOX716/OUT R C3+R 2399 -1400 3318 1011 1 IOPAD **IOPAD** 0 iu_reset_op c t1 ----> BOX716/IN R C3+R 2399 -1400 3318 1044 3 IOPAD **IOPAD** 0 iu_reset_op_c_t1&0 ---->{a} C2393/y R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND 0 iu_reset_op_c_t1&0 ----> C2393/a FC3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND 1863 gbfonet_6 ----> gbfocell_6/y FC3+R 536 -1400 100 196 6 cs invvv 09c NOT 0 gbfonet_6 ----> qbfocell 6/a R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT

	64 N2031	D 00 D 470 4400 404 44 4 so and 24 020 NAND
	>{b} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
I	0 N2031 > C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
ı	114 rcvry_reset_q	1 OOTI1 000 1400 144 217 0 00_111007 0_21.0.0_
	> rcvry_reset.reg_n.lat_0/l2_o	out_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
ı	SRL 0 rcvry_reset_q	
	> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	198 slow_mode.c2_1	
	> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	0 slow_mode.c2_1	
	3 ded succ last t1	F C3+R 2352 -1353 1874 1011 1 PO 0
	dcd_succ_last_t1	
	RAT	999 0
	> BOX714/OUT	F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1	TOTAL COMPANY AND A COMPANY AN
		F C3+R 2352 -1353 1874 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1&0	5.00-B 0050 4050 4074 1011 1 oo inyaay 010 NOT
ı	· · · · · · · · · · · · · · · · · · ·	F C3+R 2352 -1353 1874 1011 1 cs_invvv 01c NOT
	0 dcd_succ_last_t1&0 > C167/a	R C3+R 1144 -1353 69 139 4 cs_invvv 01c NOT
	1208 N675	and the control of th
	>{a} C2738/v	
	0 N675	
	> C2738/b	F C3+R 1095 -1353 64 178 3 cs_nnd2x 14b NAND
	49 N1692	
		F C3+R 1095 -1353 64 178 3 cs_nnd2g 14e NAND
,	0 N1692	R C3+R 1049 -1353 116 170 2 cs_nnd2g 14e NAND
	> C2725rwr/a 46 N1479	H C3+n. 1049 -1333 -110 170 2 65_iiid29 - i+c iviid2
	>{c} C2721rwr/y	R C3+R 1049 -1353 116 170 2 cs_nnd3i 11b NAND
4	0 N1479	
	> C2721rwr/b	F C3+R 981 -1353 34 113 2 cs_nnd3i 11b NAND
	67 N892	
	>{d} C2338/y	F C3+R 981 -1353 34 113 2 cs_nnd2x 14c NAND
	0 N892 > C2338/a	R C3+R 958 -1353 62 159 3 cs_nnd2x 14c NAND
	> C2338/a 23 N1119	11 OUT11 300 -1000 02 100 0 03_11102X 170 14/110
	> C2905/y	R C3+R 958 -1353 62 159 3 cs_invvv 13b NOT 0
	N1119	
	> C2905/a	F C3+R 918 -1353 63 92 1 cs_invvv 13b NOT 41
	N2010	
	>{e} C2906/y	F C3+R 918 -1353 63 92 1 cs_nor2g 12e NOR
	0 N2010	R C3+R 868 -1353 80 124 1 cs_nor2g 12e NOR
	> C2906/b 50 dcd_blk_dsucc&0	R C3+R 868 -1353 80 124 1 cs_nor2g 12e NOR
	> BOX644/OUT	R C3+R 868 -1353 80 124 1 IOPAD IOPAD
	0 dcd_blk_dsucc&0	7. 55.77 555 1555 55 72. 17577.5 1577.5
	> BOX644/IN	R C3+R 868 -1353 80 124 1 IOPAD IOPAD 0
	dcd_blk_dsucc	
1	> dcd_blk_dsucc	R C3+R 868 -1353 80 124 1 PI 0
	dcd_blk_dsucc	
1		

	4 local_milli_t2.reg_n.lat_0/a 50 NET1056	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	Setup local_milli_t2.reg_n.lat_0/c1 1200 slow_mode.c1_4	F C3- 160 60 238 14 cl_invvn 07c
	>{a} BOX789/y 0 NET1056	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	> BOX789/a 60 NET1054	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	>{b} BOX785/y 0 NET1054	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	> BOX785/a 81 N1866	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	>{c} C2555/y 0 N1866	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	> C2555/b 110 iu_reset_op_c_t1&0	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
THE PERSON NAMED IN COLUMN 1, 1, 1, 1, 1	>{d} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2399140033181044 3.cs_nnd2v02c.NAND
·	> C2393/a 1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
- 22.	> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv = 09c NOT
ا در این از این میزانه در از در این در در در در در در این در این در این در	> gbfocell_6/a 64 N2031	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
	>{e} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
- *	114 rcvrv reset a	F C3+R358 -1400 144 217 5 cs_nnd3v 02c NAND
	> rcvry_reset.reg_n.lat_0/l2_out SRL 0 rcvry_reset_q	_n F.C3+R 358 -1400 144 217 5 cl_invvn 07d
TO CATE STORE TO THE SECOND	130 SIOW_ITIOUE.CZ_1	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	> slow_mode.clockblock/c2 0 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
	50 NET1056	F C3+R 2650 -1340 96 92 3 cl_invvn 07c SRL
	Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4	F C3- 160 60 238 14 cl_invvn 07c
	>{a} BOX789/y 0 NET1056	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
	> BOX789/a 60 NET1054	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
	>{b} BOX785/y 0 NET1054	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
	> BOX785/a 81 N1866	F C3+R 2510 -1340 158 19 1 cs_nnd2f 03c NAND
	>{c} C2555/y 0 N1866	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
	> C2555/b 110 iu_reset_op_c_t1&0	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
	>{d} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND

> 02030/4	7 60111 360 1160 160 160 5 65_1116_1
1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
0 gbfonet_6	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
> gbfocell_6/a	N C3+N 472 -1400 104 44 1 C3_IIIVVV 03C NO1
64 N2031	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
>{e} C2162/y	N C3+N 4/2 -1400 104 44 1 C3_1111C0V 02C 14/ND
0 N2031	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
> C2162/a	P C3+R 330 -1400 144 217 3 C3_111034 02C147(4D
114 rcvry_reset_q> rcvry_reset.reg_n.lat_0/l2_out	_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q	_11
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	11001 100 100 00 222 1002
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	1,00, 100 1,00 00 111 10 011 111 111
6 local milli.reg n.lat-0/a	F C3+R 2650 -1340 96 92 - 3 cl_invvn 07c SRL
50 NET1056	
Setup local_milli.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c 1200
slow mode c1 2	
>{a} BOX789/y	F C3+R 2650 -1340 96 92 3 cs_nnd3z 07c NAND
0 NÈT1056	And the second s
	R C3+R 2590 -1340 120 32 1 cs_nnd3z 07c NAND
60 NET1054	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
>{b} BOX785/y	R C3+R 2590 -1340 120 32 1 cs_nnd2f 03c NAND
O NETIONA	man and a second se
	F C3+R 25101340 158 19-1-cs_nnd2f 03c NAND
81 N1866	
	F C3+R 2510 -1340 158 19 1 cs_ao12n 03c AOI
0·N1866	
> C2555/b	R C3+R 2399 -1340 3318 1044 3 cs_ao12n 03c AOI
110 iu_reset_op_c_t1&0	D 00 D 0000 1100 0010 1014 0 as middly 000 NAND
>{d} C2393/y	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
0 iu_reset_op_c_t1&0	T 00 D T00 4400 400 400 C an invitor 00a NAND
> C2393/a	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
> gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
0 gbfonet_6	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
> gbfocell_6/a 64 N2031	N C3+N 4/2 -1400 184 44 1 C5_IIIVV 09C NOT
	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
>{e} C2162/y 0 N2031	11 COTH 472 -1400 104 44 1 CO_IIIICOV CECTATAC
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	1 0011 000 1400 144 217 0 00_IIIIdoV 02017/IIID
> rcvry_reset.reg_n.lat_0/l2_out	t_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
SRL 0 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
	D.O. D. 0500 4005 445 00 2 d incom. 070 CDI

---> C2393/a

F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND

	3 NET1056						
	Setup local_milli_t2.reg_n.lat_0/c1	FC	3- 160	60	238 14 cl. invvi	n 07c	
	1200 slow_mode.c1_4	, 3		•	200 1 7 01_11771	. 0.0	
	>{a} BOX789/y	R C3+R	2582 -1225	145	92 3 cs_nnd3	Bz 07c NAND	
	0 NET1056		•		_		
	> BOX789/b	F C3+R	2486 -1225	132	36 1 cs_nnd3;	z 07c NAND	
	96 N639	=					
	>{b} C2466/y	FC3+R	2486 -1225	132	36 1 cs_nnd2n	02c NAND	
	0 N639 > C2466/b	R C3+R	2200 1205	2240	4044 0	00 - NAND	
	86 iu_reset_op_c_t1&0	n US+n	2399 -1225	3318	1044 3 cs_nnd2	IN UZCINANU	
	>{c} C2393/y	R C3+R	2399 -1400	3318	1044 3 cs_nnda	DV DOCNAND	·
	0 iu_reset_op_c_t1&0		2000 1100	00.0	1011 0 00_11101	EV OZOTVAND	
	> C2393/a	FC3+R	536 -1400	100 1	96 6 cs_nnd2v	02c NAND	
	1863 gbfonet_6				_		
	> gbfocell_6/y	F C3+R	536 -1400	100 1	196 6 cs_invvv	09c NOT	
	0 gbfonet_6	D 00 D					
P Process a	> gbfocell_6/a	H-C3+H	4/2 1400	184	441 cs_invvv	09c NOT	and the residence of the second
	>{d} C2162/y	B C3+B	472 -1400	19/	44 1 on and?u	OOA NAMO	
	0 N2031						
	> C2162/a	F C3+R	358 - - 1400	144 2	17 5 cs nnd3v.	02c NAND -	-
	114 rcvry_reset_q						
The same of the sa	> rcvry_reset.reg_n.lat_0/l2_out	_nF(358 -	1400	144 217 5 cl	_invvn 07d	ing the second of the second
***	SRL 0 rcvry_reset_q			1 1 1 4			
The second second second	SRL 0 rcvry_reset_q> rcvry_reset.reg_n.lat_0/c2	R C3	+ 160 N/C	C 60	222 13 cl_inv	n 07d SRL	
	198 slow_mode.c2_1	D C	0 100 N	 VO::=::0	20 - 000 40 -1	U. 00 4 LOD	
	> Slow indue.clockblock/cz &						
	0 slow mode c2 1		O Tanasa and I O O admit N	/C		IK_32_I HECD	a diamental de
e in a gratera, an	0 slow_mode.c2_1	-		//		IK_02_(); EOD, (); ()	
ing the start of t	U slow_mode.c2_1				- 100 -		
ing the start of t	8 local_milli_t1.reg_n.lat_0/a				- 100 -		
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056	R C3+	R 2582 -122	25 14		vn 07c SRL	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1	R C3+	R 2582 -122	25 14		vn 07c SRL	
Tuna satera, a Tuna satera, a Tuna satera		R C3+	R 2582 -122 3- 160	25 14 60	92 3 cl_inv 238 14 cl_invvr	vn 07c SRL ı 07c	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200_slow_mode.c1_4>{a} BOX789/y	R C3+	R 2582 -122 3- 160	25 14 60	92 3 cl_inv 238 14 cl_invvr	vn 07c SRL ı 07c	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200_slow_mode.c1_4>{a} BOX789/y 0 NET1056	R C3+ F C R C3+R	R 2582 -122 3- 160 2582 -1225	 25 14 60 145	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3	vn 07c SRL i 07c iz 07c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200_slow_mode.c1_4>{a} BOX789/y	R C3+ F C R C3+R	R 2582 -122 3- 160 2582 -1225	 25 14 60 145	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3	vn 07c SRL i 07c iz 07c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y	R C3+ F C R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225	25 14 60 145 132	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3	vn 07c SRL 1 07c 1z 07c NAND 2 07c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639	R C3+ F C R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225	25 14 60 145 132 132	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z 36 1 cs_nnd2n	vn 07c SRL 0 07c 1z 07c NAND 2 07c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b	R C3+ F C R C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225	25 14 60 145 132 132	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z	vn 07c SRL 0 07c 1z 07c NAND 2 07c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0	R C3+ F C R C3+R F C3+R F C3+R R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225	25 14 60 145 132 132 3318 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z 36 1 cs_nnd2n	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200_slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y	R C3+ F C R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225	25 14 60 145 132 132 3318 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z 36 1 cs_nnd2n	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0	R C3+ F C R C3+R F C3+R F C3+R R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400	25 14 60 145 132 132 3318 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z 36 1 cs_nnd2n 1044 3 cs_nnd2	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a	R C3+ F C R C3+R F C3+R F C3+R R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400	25 14 60 145 132 132 3318 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd3z 36 1 cs_nnd2n	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y	R C3+ F C R C3+R F C3+R F C3+R R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400	25 14 60 145 132 132 3318 1 3318	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND 2v 02c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 536 -1400	25 14 60 145 132 132 3318 1 3318 100 19	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2 96 6 cs_nnd2v	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND 1 02c NAND 2v 02c NAND 02c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/y 0 N639> C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 536 -1400	25 14 60 145 132 132 3318 1 3318 100 19	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND 1 02c NAND 2v 02c NAND 02c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 64 N2031	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 472 -1400	25 14 60 145 132 132 3318 100 19 100 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2 96 6 cs_nnd2v 96 6 cs_invvv 44 1 cs_invvv	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND 2v 02c NAND 02c NAND 02c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 64 N2031>{d} C2162/y	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 472 -1400	25 14 60 145 132 132 3318 100 19 100 1	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2 96 6 cs_nnd2v	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND 2v 02c NAND 02c NAND 02c NAND 02c NAND	
Tuna satera, a Tuna satera, a Tuna satera	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup_local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 64 N2031>{d} C2162/y 0 N2031	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 472 -1400 472 -1400	25 14 60 145 132 132 3318 3318 100 19 184 184	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2 96 6 cs_nnd2v 96 6 cs_invvv 44 1 cs_nnd3v	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND 02c NAND 02c NAND 02c NAND 02c NAND 02c NAND	
Villa statera, il	8 local_milli_t1.reg_n.lat_0/a 3 NET1056 Setup local_milli_t1.reg_n.lat_0/c1 1200 slow_mode.c1_4>{a} BOX789/y 0 NET1056> BOX789/b 96 N639>{b} C2466/b 86 iu_reset_op_c_t1&0>{c} C2393/y 0 iu_reset_op_c_t1&0> C2393/a 1863 gbfonet_6> gbfocell_6/y 0 gbfonet_6> gbfocell_6/a 64 N2031>{d} C2162/y	R C3+ F C R C3+R F C3+R F C3+R R C3+R R C3+R F C3+R F C3+R	R 2582 -122 3- 160 2582 -1225 2486 -1225 2486 -1225 2399 -1225 2399 -1400 536 -1400 472 -1400 472 -1400	25 14 60 145 132 132 3318 3318 100 19 184 184	92 3 cl_inv 238 14 cl_invvr 92 3 cs_nnd3 36 1 cs_nnd2n 36 1 cs_nnd2n 1044 3 cs_nnd2 1044 3 cs_nnd2 96 6 cs_nnd2v 96 6 cs_invvv 44 1 cs_invvv	vn 07c SRL 1 07c 2 07c NAND 2 07c NAND 02c NAND n 02c NAND 02c NAND 02c NAND 02c NAND 02c NAND 02c NAND	

> rcvry_reset.reg_n.lat_0/l2_out_ SRL 0 rcvry_reset_q	_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	
 9 local_milli.reg_n.lat_0/a 3 NET1056	R C3+R 2582 -1225 145 92 3 cl_invvn 07c SRL
Setup local_milli.reg_n.lat_0/c1	F C3- 160 60 238 14 cl_invvn 07c 1200
. , , , , , , , , , , , , , , , , , , ,	R C3+R 2582 -1225 145 92 3 cs_nnd3z 07c NAND
0 NET1056 > BOX789/b	F C3+R 2486 -1225 132 36 1 cs_nnd3z 07c NAND
96 N639	
>{b} C2466/y 0 N639	F C3+R 2486 -1225 132 36 1 cs_nnd2n 02c NAND
> -C2466/b-	R G3+R 239912253318 1044 3 cs_nnd2n 02c NAND
86 iu_reset_op_c_t1&0 >{c} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
> C2393/a	F C3+R 536 -1400 -100 - 196 6 cs_nnd2v 02c NAND
1863 gbfonet_6	F C3+R - 536 -1400 100 196 6 cs_invvv 09c NOT-
> _gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
64 N2031 >{d} C2162/y	R C3+R4721400 184 44-1 cs_nnd3v
0 N2031	F-C3+R = 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	en e n la companya di la companya d
> rcvry_reset.reg_n.lat_0/l2_out SRL 0 rcvry_reset_q	t_n FC3+R 358 -1400 144 217 5 cl_invvn 07d
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow mode.c2 1	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
> slow_mode.clockblock/c2 0 slow_mode.c2_1	H C3+ 160 N/C 60 222 13 CD_CIK_32_1 LCB
	R C3+R 2126 -1127 3605 1011 1 PO 0
N146	
RAT POYTEN/OUT	999 R C3+R 2126 -1127 3605 1011 1 IOPAD IOPAD
> BOX750/OUT 0 N146	
> BOX750/IN 0 N146&0	R C3+R 2126 -1127 3605 1011 1 IOPAD IOPAD
> C2082/y	R C3+R 2126 -1127 3605 1011 1 cs_invvn 01c NOT
0 N146&0 > C2082/a	F C3+R 295 -1127 48 32 2 cs_invvn 01c NOT
1831 dcdsuc_err_q	t_n F C3+R 295 -1127 48 32 2 cl_nnd2n 07c
> acasuc_err.reg_n.lat_0/12_out SRL 0 dcdsuc_err_q	LN F C3+N 293 -1121 40 32 2 01_1110211 070
> dcdsuc_err.reg_n.lat_0/c2 135 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cl_nnd2n 07c SRL

```
0 slow_mode.c2_1
```

> measure

The model <idce< th=""><th>SUC> I</th><th>nas:</th></idce<>	SUC> I	nas:
Primary Inputs	=	122
Primary Outputs	=	73
Primary BIDIs	=	0
Signals =	:	1129
Gate Count	=	906
Connections	=	1744
Master REG Bits	=	83
Slave REG Bits	=	83
Internal Area	=	4676
External Area	=	0
_Gates/Connects		0.519495
Fanout Count	=	1744
Average Fanout	=	1.544730
Avg Tech Box Siz		5.161148
Tech Box Size St	ddev =	0.011242
Power =	= :	0.000000

R-E-A-LS-T-A-T-I-S-T-I-C-S*** 754 Real signals Real boxes 531 Real connections = 1369 Real LSTs 2123 Real ICells/box 8.806026 Real LSTs/box 3.998117

1.419962

Cell Total Each Cell

Real nets/box

Туре С	nt Boxname		Powe	r Leve	I Fund	tion	Int	Ext	Power	Int	Ext	Powe
6	cs_ao22n03c	-	03c	>	AOI	6	0	0.000	36	0	0.000	
2.	cs_ao12n03c		03c	>	AOI	4	0	0.000			0.000	•
1	cs_ao12n10c		10c	>	AOI	12	0	0.000	12	0	0.000	
1	cs_ao22n04c		04c	>	AOI	6	0	0.000	6	0 0	0.000	
1	cs_ao22n10c		10c	>	AOI	18	0	0.000	18	0	0.000	
1	cs_ao12n07c		07c	>	AOI	6	0	0.000	6	0 0	0.000	
180	BRKPT		>	BF	RKPT	0 .	0	0.000.	. 0	0 0	.000	
195	IOPAD		>	IOF	PAD	0	0 0	.000	0 0	0.0	000	
141	cs_nnd2n02c		02c	>	NAN	D 3	3 (0.00	0 42	3 (0.00	00
19	cs_nnd2n04c		04c	>	NAN[3	0	0.00	0 57	0	0.000)
1	cs_nnd2v05c		05c	>	NAND	4	0	0.000	4	0	0.000	
1	cs_nnd2n12c		12c	>	NAND	12	0	0.00	0 12	0	0.000)
18	cs_nnd3n02c		02c	>	NAN) 4	. 0	0.00	0 72	0	0.000)
	cs_nnd3v02c		02c	>	NAND	4	0	0.000	4	0	0.000	
	cs_nnd2v13c		13c	>	NAND	15	0	0.000	3 45	0	0.000)
	cs_nnd2n03c		03c	>	NAND	3	0	0.000	9	0	0.000	
	cs_nnd4n03c		03c	>	NAND	5	0	0.000	25	0	0.000	
	cs_nnd3n03c		03c	>	NAND	4	0	0.000	8	0	0.000	
2	cs_nnd2n11c		11c	>	NAND	11	0	0.00	22	0	0.000)

```
0.000
                                                    NAND
                                                            24
                                                                  0
                                                                     0.000
                                                                             48
                                                                                   0
                                        14c
               cs nnd2x14c
          2
                                                             3
                                                                     0.000
                                                                             3
                                                                                 0
                                                                                     0.000
                                        02c
                                              >
                                                    NAND
                                                                 0
               cs_nnd2v02c
          1
                                                    NAND
                                                             6
                                                                 0
                                                                     0.000
                                                                             6
                                                                                  0
                                                                                     0.000
                                        07c
                                              >
          1
               cs_nnd3n07c
                                                                     0.000
                                                                             80
                                                                                   0
                                                                                      0.000
                                                    NAND
                                                            20
                                                                  0
                                         14e
                                               >
          4
               cs nnd2x14e
                                                                                  0
                                                                                     0.000
                                                                     0.000
                                                                             8
                                                    NAND
                                                             4
                                                                 0
                                        07c
          2
               cs nnd2n07c
                                               >
                                                                     0.000
                                                                             28
                                                                                      0.000
                                                            28
                                                                  0
                                                    NAND
               cs nnd2x14b
                                        14b
                                               >
          1
                                                                             30
                                                                                  0
                                                                                      0.000
                                                                     0.000
                                                            30
                                                                 0
                                        11b
                                              >
                                                   NAND
          1
               cs_nnd3i11b
                                                                                      0.000
                                                                                   0
                                                            20
                                                                  0
                                                                     0.000
                                                                             20
                                        10c
                                              >
                                                    NAND
               cs nnd4v10c
          1
                                                                                      0.000
                                                                  0
                                                                     0.000
                                                                             23
                                                                                   0
                                                    NAND
                                                             23
               cs_nnd2g14e
                                         14e
                                               >
          1
                                                                                      0.000
                                                                             20
                                                                                   0
                                         10b
                                               >
                                                    NAND
                                                             20
                                                                  0
                                                                     0.000
               cs nnd4v10b
          1
                                         08c
                                                    NAND
                                                             7
                                                                 0
                                                                     0.000
                                                                             7
                                                                                  0
                                                                                     0.000
                                               >
               cs nnd2n08c
          1
                                                                                      0.000
                                                    NAND
                                                            19
                                                                  0
                                                                     0.000
                                                                             19
                                                                                   0
                                         14c
                                               >
               cs_nnd2v14c
           1
                                                    NAND
                                                             6
                                                                 0
                                                                     0.000
                                                                             12
                                                                                  0
                                                                                      0.000
                                         05c
                                               >
               cs nnd3n05c
          2
                                                    NAND
                                                             4
                                                                  0
                                                                     0.000
                                                                             4
                                                                                  0
                                                                                     0.000
                                         05c
                                               >
               cs_nnd2n05c
           1
                                                                     0.000
                                                                             11
                                                                                   0
                                                                                      0.000
                                                                  0
                                                    NAND
                                                             11
                                         11c
                                               >
               cs nnd2v11c
           1
                                                                                   0
                                                                                      0.000
                                                                  0
                                                                     0.000
                                                                              19
                                                    NAND
                                                             19
                                         11b
               cs nnd2q11b
                                               >
           1
                                                                                      0.000
                                                                  0
                                                                     0.000
                                                                             18
                                                                                   0
                                                             18
                                                    NAND
           1
               cs_nnd3z10c
                                         10c
                                               >
                                                                                     0.000
                                                                             4
                                                                                 0
                                                                    0.000
                                                   NAND
                                                             4
                                                                 0
               cs nnd2f03c
                                        03c
                                              >
           1
                                                                                   0.000
                                                                     0.000
                                                                            - 10
                                                    NAND
                                                             10
                                                                  0
               cs nnd3z07c
                                        -07c
                                              ·>
          - 1
                                                                                      0.000
                                                                     0.000
                                                                             16
                                                                                  0
               cs_nnd4v06c
                                         06c
                                               >
                                                    NAND
                                                             8
                                                                 0
           2
                                                                            21
                                                                                     0.000
                                                                    0.000
                                                                                 0
           7
                                        02c
                                              >
                                                    NOR
                                                            3
                                                                 0
               cs nor2n02c
                                                                                     0.000
                                                                    0.000
                                                                            12
                                                                                 0
                                        04c
                                               >
                                                    NOR
                                                            3
                                                                 0
               cs nor2n04c
           4
                                                                                    0.000 -
                                                            4
                                                                 0
                                                                    0.000
                                                                            4
                                                                                 0
                                        03c
                                              >
                                                    NOR
               cs_nor3n03c
           1
                                                                                     0.000
                                                            27
                                                                 0
                                                                     0.000
                                                                             27
                                                                                  0
                                        12e
                                               >
                                                    NOR
               cs nor2g12e
                                                               ... 0...
                                                                    0.000.
                                                                           ....16. ... 0.
                                                                                     0.000 ----
                                       --10e
                                             "> NOR
                                                           -16
               cs nor3v10e
           1
                                                                                     0.000
                                                                    0.000
                                                                            11
                                                                                  0
                                                    NOR
                                                            11
                                                                 0
                                       · 11c
                                              >
               cs nor2v11c
           1
         1
                                                                            2. -
                                                                                   0.000
                                                                                0
                                                   NOT
                                                           2...
                                                                   0.000
                                        01c
                                              >.
               cs invvv01c
                                                                           132
                                                                                  0:000
                                       _12c
                                                    NOT
                                                            6
                                                                 0
                                                                    0.000
          22
                cs invvn12c
                                                                                    0.000
                                                           -4
                                                                0
                                                                   0.000
                                                                           24 -
                                                                                 0.
----6
                                                    NOT -
                                   ----- 10c
               cs invvn10c
                                                                           20 ..
                                                                                    0.000
                                                                   0.000
                                                                                 0..
       ----5
                                                    NOT
                                                            4
                                                                0
                                        09c
                                              >
               cs invvn09c
                                                                 0
                                                                    0.000
                                                                            96
                                                                                 0 0.000
                                                    NOT
                                                            2
                                    ·· · · 07c
          48
               -cs::invvn07c
                                              >
                                                                    0.000
                                                                            98
                                                                                 0
                                                                                     0.000
                                                    NOT
                                                            2
                                                                 0
          49
                cs_invvn01c
                                         01c
                                               >
                                                                    0.000
                                                                            60
                                                                                 0
                                                                                     0.000
                                        15c
                                                    NOT
                                                           10
                                                                 0
          6
                                              >
               cs invvn15c
                                                                                    0.000
                                                                   0.000
                                                                           18
                                                                                 0
                                                    NOT
                                                            6
                                                                0
                                        11c
           3
               cs invvn11c
                                              >
                                                                                    0.000
                                                                   0.000
                                                                           32 -
                                                                                 0
                                                    NOT
                                                            8
                                                                0
                                        13c
                                              >
           4
               cs_invvn13c
                                                                                 . 0 . 0.000 . . . . .
                                                                    0.000
                                                                            28
                                                    NOT
                                                           28
                                                                 0
                                        19b
                                              >
          . 1.
               cs_invvv19b
                                                                   0.000
                                                                           12 -
                                                                                 0
                                                                                    0.000
                                                    NOT
                                                            2
                                                                0
               cs invvn06c
                                        06c
                                              >
           6
                                                                   0.000
                                                                           12
                                                                                 0
                                                                                    0.000
                                                            4
                                                                0
                                                    NOT
           3
               cs invvn08c
                                        08c
                                              >
                                                                                    0.000
                                                            2
                                                                0
                                                                   0.000
                                                                            6
                                                                                 0
                                                    NOT
                                        02c
                                              >
           3
               cs invvn02c
                                                                   0.000
                                                                            16
                                                                                 0
                                                                                    0.000
                                                    NOT
                                                            8
                                                                0
                                        14c
                                              >
           2
               cs invvv14c
                                                                                     0.000
                                                            2
                                                                 0
                                                                    0.000
                                                                            24
                                                                                 0
                                         04c
                                               >
                                                    NOT
                cs invvn04c
           12
                                                                                    0.000
                                                                            16
                                                                                 0
                                        05c
                                                    NOT
                                                            2
                                                                0
                                                                   0.000
                                              >
           8
               cs_invvn05c
                                                                   0.000
                                                                            8
                                                                                 0
                                                                                    0.000
                                                    NOT
                                                            8
                                                                0
               cs_invvn14c
                                        14c
                                              >
           1
                                                                                    0.000
                                                                    0.000
                                                                            8
                                                                                 0
                                                    NOT
                                                            8
                                                                0
                                        13b
                                              >
               cs_invvv13b
           1
                                                                                    0.000
                                                            8
                                                                0
                                                                   0.000
                                                                            8
                                                                                 0
                                        13c
                                              >
                                                    NOT
           1
               cs_invvv13c
                                                    NOT
                                                            4
                                                                0
                                                                   0.000
                                                                            4
                                                                                 0
                                                                                    0.000
                                        10c
                                              >
           1
               cs_invvv10c
                                                            14
                                                                 0
                                                                    0.000
                                                                            14
                                                                                  0
                                                                                     0.000
                                                    NOT
                                        16c
                                              >
               cs_invvn16c
           1
                                                                0
                                                                    0.000
                                                                            4
                                                                                 0
                                                                                    0.000
                                                    NOT
                                                            4
                                        09c
                                              >
           1
                cs invvv09c
                                                            2
                                                                 0
                                                                    0.000
                                                                            2
                                                                                 0
                                                                                    0.000
                                                    NOT
                                        01e
                                               >
           1
                cs invvn01e
                                                                                  0
                                                                                     0.000
                                                                 0
                                                                    0.000
                                                                            14
                                                     OAI
                                                            14
                                         10c
                                               >
                cs_oa21n10c
           1
                                                                    0.000
                                                                             18
                                                                                  0
                                                                                     0.000
                                                            18
                                                                 0
                                                     OAL
                cs oa22n10c
                                         10c
                                               >
           1
                                                                     0.000
                                                                                      0.000
                                                                             14
                                                                                  0
                                                                 0
                                                            14
                cs_oa21n10e
                                          10e
                                               >
                                                     OAI
           1
                                                                                      0.000
                                                                            550
                                                                                   0
                                                            25
                                                                     0.000
           22
                cl_invvn07d
                                         07d
                                               >
                                                    REG
                                                                            300
                                                                                      0.000
                                                                 0
                                                                    0.000
                                                                                   0
                cl invvn07c
                                        07c
                                               >
                                                    REG
                                                            25
           12
                                                                     0.000
                                                                             468
                                                                                       0.000
                                         07c
                                               >
                                                     REG
                                                            26
                                                                  0
                                                                                   0
                cl_nnd2n07c
           18
```

```
1
   cl invvn05c
                       05c >
                                 REG
                                      25
                                           0.000
                                                    25
                                                         0.000
8
   cl_ao22n07c
                        07c >
                                 REG
                                           0 0.000 264
                                      33
                                                          0.000
14
    cl_invvn06d
                        06d
                                 REG
                                       25
                                           0.000
                                                    350
                                                          0.000
1
   cl_invvn05d
                       05d
                                 REG
                                       25
                                           0.000
                                                    25
                                                         0.000
2
   cl_nnd3n07c
                        07c
                            >
                                 REG
                                       29
                                           0.000
                                                    58
                                                         0.000
1
   cl_nor2n06c
                       06c
                                 REG
                                       26
                                           0.000
                                                    26
                            >
                                                         0
                                                            0.000
1
   cl_ao21n07c
                        07c >
                                 REG
                                      30
                                           0.000
                                                    30
                                                         0.000
2
   cl_invvn06c
                       06c >
                                 REG
                                      25
                                           0
                                             0.000
                                                    50
                                                        0.000
1
   cl_oa21n07c
                        07c
                                 REG
                                      30
                                           0 0.000 30
                                                         0.000
1
   cb_mode_block
                                                             0.000
                            > SEQUENTIAL
                                                0.000
                                           70
                                                         70
   cb clk 32 1
6
                           > SEQUENTIAL 80
                                              0 0.000 480
                                                            0.000
1
   cs_xbn2n01b
                        01b
                                 XNOR
                                         8
                                            0.000
                                                      8
                                                          0.000
1
   cs_xbo2n01d
                                  XOR
                        01d
                                        8
                                            0.000
                                                         0.000
```

The Histogram Of Paths From Primary Inputs Or Registers To Outputs

```
# of
Levels Output

-----
0 1 *
1 59 50* plus ********
2 1 *
3 4 ****
4 1 *
10 3 ***

11 1 *
12 3 ***
```

The Histogram Of Paths From Primary Inputs Or Registers To Registers

```
# 01
Levels Register
   # of
 2 ...
      21
 3
      1
 4
      5
 5
      6
 6
 9
       1
 10
       6
 12
       2
 13
       1
 14
       6
 15
       7
 16
       4
 17
       14
```

The Histogram Of Fanin vs. Box

```
3
      35
      18
  4
The Histogram Of Fanout vs. Net
   # of
Fanout Nets
  0
       2
            1
      931
           2
      96
  3
       37
  4
       16
  5
       8
  6
       13
  7
       3
       3
  8
 13
       3
 14
       16
 20
       1
[End of measure]
[measure]: Execution time was 0.8 seconds.
 >>]: randsim( q );
 > randsim q
>>]: randsim( q ); _____
> good_names
 Good names for IDCDSUC
                                           Count
                                                    User
                                                           Like
                                                                   New
                                80.96%
                                         17.45%
                                                  1.59%
                          1129
 For all nets
                                       0.00%
                                               0.00%
 For register output nets
                        166 100.00%
                              99.44%
                                       0.56%
                                                0.00%
 For break point input nets
                        180
                                        0.51%
                                                0.00%
                               99.49%
 For model input/output nets
                         195
                                            Count
                                                      User
                                                             Like
                                                                     New
                                                 41.83%
 For all boxes
                          906
                                58.17%
                                         0.00%
                           83
                               100.00%
                                         0.00%
                                                 0.00%
 For register boxes
  > summary_report
 The model <IDCDSUC> has:
                          122
  Primary Inputs
  Primary Outputs
                           73
  Primary BIDIs
                          0
  Signals
                       1129
  Gate Count
                         906
  Connections
                         1744
  Master REG Bits
                           83
  Slave REG Bits
                           83
                        4676
  Internal Area
```

External Area

Gates/Connects 0.519495 **Fanout Count** 1744 Average Fanout 1.544730 5.161148 Avg Tech Box Size = Tech Box Size Stddev = 0.011242 Power = 0.000000 ***R-E-A-L***S-T-A-T-I-S-T-I-C-S***

Real signals = Real boxes 531 Real connections = 1369 Real LSTs 2123 Real ICells/box = 8.806026 Real LSTs/box = 3.998117 Real nets/box 1.419962

Cell Total Each Cell

Type (Cell Cnt Boxname	Powe	r I evel	Functi	ion I	nt	Ext.	Power	Int	Ext [Dower
									1110	LAL I	OWEI
6	cs_ao22n03c	03c	>	AOI	6 (0 0	0.000	36	0 (0.000	
2	cs_ao12n03c	03c	>	IOA	4 (0 0	0.000		0 0	.000	
1	cs_ao12n10c	10c.	.,:>	AOI.	12	0	0.000	12	0	0.000	
1	cs_ao22n04c	.04c	. >	AOI	6 (0 0	0.000	6	0 0	.000	
,, 1·	.cs_ao22n10c		->		.18	0. (0.000	18	. 0	0.000	
1	cs_ao12n07c	07c	>	AOI .	6 (0 0	0.000	6	0 0	.000	
180	BRKPT	>			0 (.000		0 0	.000	
195	IOPAD	_>	. IOF	AD.			000	0 0		000	
141	cs_nnd2n02c	. 02c	>,	NAND		0	0.00			0.00	0
19	cs_nnd2n04c	04c	>	NAND		0	0.00			0.000	<u>.</u>
1 :	cs_nnd2v05c	05c	>	NAND	4	0	0.000			0.000	
1	cs_nnd2n12c	12c.	>	NAND	12	0	0.00		0	0.000	
18	cs_nnd3n02c	02ç	> .	NAND	4	0	0.00		0	0.000	
·- 1·	cs_nnd3v02c	02c		NAND	4	0			0	0.000	
. 3	cs_nnd2v13c	13c		NAND	15	0	0.000		0	0.000	
"; ~ 3 ; .	cs_nnd2n03c	03c		NAND	3	0	0.000			0.000	ي ما يعد
5	cs_nnd4n03c	03c	> .	NAND	5	0	0.000		0		
2	cs_nnd3n03c	03c	> .	NAND	4	0	0.000		0	0.000	
2	cs_nnd2n11c	11c	>	NAND	11	0	0.000		0	0.000	
2	cs_nnd2x14c	14c		NAND	24	0	0.000		0	0.000	
1	cs_nnd2v02c	02c		NAND.	3	0	0.000		0	0.000	
1	cs_nnd3n07c	07c	>	NAND	6	0	0.000		0	0.000	
4	cs_nnd2x14e	14e	>	NAND	20	0	0.00		0	0.000	
2	cs_nnd2n07c	07c	>	NAND	4	0.	0.000			0.000	
1	cs_nnd2x14b	14b	>	NAND	28	0	0.00		0	0.000	
1	cs_nnd3i11b	11b		NAND	30	0	0.000		0	0.000	
1	cs_nnd4v10c	10c	>	NAND	20	0	0.000		0	0.000	
1	cs_nnd2g14e	14e	>	NAND	23	0	0.00		0	0.000	
1	cs_nnd4v10b	10b	>	NAND	20	0	0.00		0	0.000	
1	cs_nnd2n08c	08c		NAND	7	0	0.000		0	0.000	
1	cs_nnd2v14c	14c		NAND	19	0	0.000		0	0.000	
2	cs_nnd3n05c	05c		NAND	6	0	0.000		0	0.000	
1	cs_nnd2n05c	05c		NAND	4	0	0.000		0	0.000	
1	cs_nnd2v11c	11c	>	NAND	11	0	0.000		0	0.000	
1	cs_nnd2g11b	11b	>	NAND	19	0	0.00		0	0.000	
1	cs_nnd3z10c	10c	>	NAND	18	0	0.000	18	0	0.000	

1	cs_nnd2f03c	03c	>	NAND	4	0	0.000	4	0	0.000	
1	cs_nnd3z07c	07c	>	NAND	10	0	0.000	10	0		
2	cs_nnd4v06c	06c	>	NAND	8	0	0.000	16	0	0.000	
7	cs_nor2n02c	02c	>	NOR	3	0	0.000	21	0	0.000	
4	cs_nor2n04c	04c	>	NOR	3	0	0.000	12	0	0.000	
1	cs_nor3n03c	03c	>	NOR	4	0	0.000	4	0	0.000	
i	cs_nor2g12e	12e	>	NOR	27	0	0.000	27	0	0.000	
i	cs_nor3v10e	10e	>	NOR	16	0	0.000	16	0	0.000	
i	cs_nor2v11c	11c	>	NOR	11	0	0.000	11	0	0.000	
i	cs_invvv01c	01c	>	NOT	2	0	0.000		0 (0.000	
22	cs_invvn12c	12c	>	NOT	6	0	0.000	132	0	0.000	
6	cs_invvn10c	10c	>	NOT	4	0	0.000	24		0.000	
5	cs_invvn09c	09c	>	NOT	4	0	0.000	20		0.000	
48	cs_invvn09c	07c	>	NOT	2	Ö	0.000	96	Ŏ	0.000	
		01c	>	NOT	2	ő	0.000	98	ŏ	0.000	
49	cs_invvn01c	15c		NOT	10	Ö	0.000	60	ŏ	0.000	
6	cs_invvn15c		>	NOT	6	0	0.000	18	Õ	0.000	
3	cs_invvn11c	11c	>	NOT	8	0	0.000	32	0	0.000	
4	cs_invvn13c	13c	>	_	28	0	0.000	28	0	0.000	
1 -	cs_invvv19b	19b	>	NOT				12	0	0.000	
6	cs_invvn06c	06c	>	NOT	2	0	0.000	12	0	0.000	
3	cs_invvn08c	08c	>	NOT	4	0	0.000	6		0.000	
3	cs_invvn02c	02c	>	NOT	2	0				0.000	
2	cs_invvv14c	14c	> .	NOT	8	0	0.000	16			
12	cs_invvn04c	04c	>	NOT	2	0	0.000	24	0	0.000	•
8	cs_invvn05c	05c	> '	NOT		. 0	0.000	16	0	0.000	
1,	cs_invvn14c	14c	, > -	NOT	8	0	0.000	8		0.000	
1 -	cs_invvv13b	13b	· >	NOT	8	0	0.000	8		0.000	
1	cs_invvv13c	13c	>	NOT	8	0	0.000	8		0.000	
1	cs_invvv10c	-10c-		NOT	4		0.000	4		0.000	-
11.	.cs_invvn16c	16c		NOT	14	0	0.000	14	0		
1	cs_invvv09c		· > · ·	NOT	4	0	0.000	.4		0.000	-
1:	cs_invvn01e	01e	> .	NOT	2	0	0.000	2		0.000	
1	cs_oa21n10c	10c	>	OAI	14	0	0.000	14		0.000	
1	cs_oa22n10c	10c	>	OAI	18	0	0.000	18	0	0.000	•
1 -	cs_oa21n10e	10e	>	OAI	14	0	0.000	14	0	0.000	
22	cl_invvn07d	07d	> `	- REG	25	- 0	0.000	550	0		- ;
12	cl_invvn07c	07c	>	REG	25	0	0.000	300	0		
18	cl_nnd2n07c	07c	>	REG	26	0		468	•	0.000	
1	cl_invvn05c	05c	>	REG	25	0	0.000	25	0	0.000	
8	cl_ao22n07c	07c	>	REG	33	0	0.000	264	0		
14	cl_invvn06d	06d	>	REG	25	0	0.000	350	0		
1	cl_invvn05d	05d	>	REG	25	0	0.000	25	0	0.000	
2	cl_nnd3n07c	07c	>	REG	29	0	0.000	58	0	0.000	
1	cl_nor2n06c	06c	>	REG	26	0	0.000	26	0	0.000	
1	cl_ao21n07c	07c	>	REG	30	0	0.000	30	0	0.000	
2	cl_invvn06c	06c	>	REG	25	0	0.000	50	0	0.000	
1	cl_oa21n07c	07c	>	REG	30	0	0.000	30	0		
1	cb_mode_block	Α		SEQUEN		70		0.000	70		0.000
6	cb_clk_32_1			QUENTIA		30	0 0.0		80	0 0.0	
1	cs_xbn2n01b	01b	> OL(XNOF			0.000		0		
1	cs_xbn2n01d	01d	>	XOR	. 8	o		8	0	0.000	
•	C3_ADUZIIO IU	Jiu		٨٥١١	J	J	0.000	_	•	2.244	

[End of measure]

[measure]: Execution time was 0.6 seconds.

> write_end_point_report -points 2 [ET-0018]: >Begin...New EndPoint Report for file /tmp/end_point_report..92476. [ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:09:38 1999

Part: IDCDSUC

Mode: Late Mode / Nominal **EDA EinsTimer EndPoint Report**

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack Max. Endpoints: 2

Cause of Slack Abbreviation Comparison/Description

Slack Continuation SlkCont Slack due to a point downstream on path

Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)

Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL TIME)

Clock Gating Setup

ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK

ARRIVAL TIME + ADJUST)

Clock Gating Hold ClkGHld (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK

ARRIVAL TIME + ADJUST)

Clock Tree Pulse Width **CIKTPW** (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK

TRAILING EDGE.)

Setup (DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup

ADJUST)

Hold Hold (DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +

ADJUST)

EndOfCycle EndOfC (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +

ADJUST)

ClockPulseWidth CIKPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK)

TRAILING EDGE

ClockSeparation ClkSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2

ARRIVAL TIME + ADJUST)

Loop ALTest (DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM

CLOCK + ADJUST)

Arrival Time Limiting ATLimit Slack discontinuity due to failed test

Num/ LimitedAT/ Delay/ Failed Test/ Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adj

NetName

1 dcd_succ last t1 R C3+R 2668 -1669 3294 1011 1 PO dcd_succ_last_t1

RAT

----> BOX714/OUT R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD

999

0 dcd_succ_last t1

----> BOX714/IN R C3+R 2668 -1669 3294 1011 1 IOPAD **IOPAD**

0 dcd succ last t1&0

----> C167/y 2668 -1669 3294 1011 1 cs_invvv 01c NOT R C3+R

0 dcd_succ_last_t1&0

----> C167/a FC3+R 1075 -1669 27 139 4 cs_invvv 01c NOT 1594 N675

---->{a} C2738/y FC3+R 1075 -1669 27 139 4 cs nnd2x 14b NAND

0 11070	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
> C2738/a	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
19 last_cycle	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND
>{b} C2487/y	N C3+N 1030 -1009 33 114 1 C3_11102X 14C W 115
0 last_cycle	F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
> C2487/a	P C3+H 1035 -1009 22 145 5 C5_IIId2X 146 WWD
21 N1587	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
> C1952/y	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NO1 0
N1587	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
> C1952/a	H C3+H 1024 -1009 60 519 1 C5_111444 136 11C1
11 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
> , BOX679/OUT	H C3+H 1024 -1009 60 319 1101 AD 101 AD
0 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0
> BOX679/IN	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0
num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 PI 0
> num_dcd_cyl(1)	R C3+R 1024 -1009 60 319 1 F1 0
num_dcd_cyl(1)	
	R C3+R 2399 -1400 3318 1011 1 PO 0
2 iu_reset_op_c_t1	n Co+n 2099 -1400 3010 1011 11 0
iu_reset_op_c_t1	999
RAT	999 0 R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD
> BOX716/OUT	R C3+R 2399 -1400 3316 1011 110FAD 101 AD
0 iu_reset_op_c_t1	R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
	H C3+H : :5399 "*1400 " 3210 1044 2 101 VD
0 iu_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
(-9	H C3+H 2399 -1400 -3310 1044 .3 C3_111024 -02014/145
0 iu_reset_op_c_t1&0	FC3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND
	F-C3+H 530 -1400 100 190 0 65_111024 02647445
1863 gbfonet_6	F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT
> gbfocell_6/y	F C3+M 530 -1400 100 190 0 CS_IIIVVV 03C NOT
0 gbfonet_6	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
> gbfocell_6/a	H C3+H 4/2 -1400 104 44 1 CS_IIIVV 09C NOT
64 N2031	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
>{b} C2162/y	H C3+H 4/2 -1400 104 44 1 C5_111034 02C147(4D
0 N2031	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	nt n F C3+R 358 -1400 144 217 5 cl_invvn 07d
> rcvry_reset.reg_n.lat_0/l2_ou	II_N F C3+K 356 -1400 144 217 5 CI_IIIVVII 070
SRL 0 rcvry_reset_q	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> rcvry_reset.reg_n.lat_0/c2	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1	D.OO. 160 N/C 60 000 10 ah alk 30 1 1 CD
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB
0 slow_mode.c2_1	

> msg::get_highest_level

0 N675

> echo {Highest MsgLevel is error}

Highest MsgLevel is error

> total_area

> echo {Total Area is 4676}

Total Area is 4676

> critical_slack

> echo {Critical Slack is -1669.49328613}

Critical Slack is -1669.49328613

```
> slackhist DELTA(50),INTERVALS(10)
[slackhist]: CMVC version 1.6 compiled on Mar 31 1999 at 11:27:25.
[slackhist]: Slack delta 50.000000
[slackhist]: Max Intervals 10
[slackhist]: worst = -1669.49, best = 1019.49, stddev=716.94 maxfanout 20
[slackhist]: avg = -125.33, delta = 50.00, intervals = 10
[slackhist]:
Distribution of Slacks for All Nets
[slackhist]: Worst -1669.49. Best
                                 1019.49
[slackhist]: Avg -125.33, Std Dev 716.94
[slackhist]:
            Low to
                    High: Number Percent Cum Percent
[slackhist]: -1700.00 to -1650.00:
                               7 0.62
                                           0.62
[slackhist]: -1650.00 to -1600.00:
                               10 0.89
                                            1.51
[slackhist]: -1600.00 to -1550.00:
                               26 2.30
                                            3.81
[slackhist]: -1550.00 to -1500.00:
                               17 1.51
                                            5.31
[slackhist]: -1500.00 to -1450.00:
                               15 1.33
                                            6.64
[slackhist]: -1450.00 to -1400.00:
                               28 2.48
                                            9.12
[slackhist]: -1400.00 to -1350.00:
                               13 1.15
                                           10.27
[slackhist]: -1350.00 to -1300.00:
                               10 0.89
                                           11.16
[slackhist]: -1300.00 to -1250.00:
                                          11.87
                               8 0.71
[slackhist]: -1250.00 to -1200.00: 10 0.89 12.75
[slackhist]: Above -1200.00: 680 60.23 72.98
[slackhist]: Other nets: 305 27.02 100.00
  > write_end_point_report -points 2 -audit
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End....New Endpoint Report.
Sun Apr 18 22:09:38 1999
Part: IDCDSUC
Mode : Late Mode / Nominal
                                EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38 Max. Slack: -1.13427E+38
Sort Field: Slack
                               Max. Endpoints: 2
 Cause of Slack
                       Abbreviation Comparison/Description
 Slack Continuation
                        SlkCont
                                   Slack due to a point downstream on path
 Required Arrival Time
                         RAT
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Asserted Required Arrival Time AssrtRAT
                                        ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
TIME)
 Clock Gating Setup
                         ClkGSet -
                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP. < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                        ClkGHld
                                    ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST )
 Clock Tree Pulse Width
                           CIKTPW
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
 Setup
                    Setup
                              ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
ADJUST)
                    Hold
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
 Hold
ADJUST)
 EndOfCycle
                       EndOfC
                                  ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
 ClockPulseWidth
                         CIkPW
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
```

	TRAILING EDGE) ClockSeparation ClkS ARRIVAL TIME + ADJUST) Loop ALTest CLOCK + ADJUST) Arrival Time Limiting ATLi Num/ Test PinName NetName	(DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
	1 dcd_succ_last_t1 dcd_succ_last_t1 RAT> BOX714/OUT	R C3+R 2668 -1669 3294 1011 1 PO 0 999 0 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
	0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0> C167/y	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
	0 dcd_succ_last_t1&0 > C167/a 1594 N675	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT
	>{a} C2738/y 0 N675 > C2738/a 19 last_cycle	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
	>{b} C2487/y 0 last_cycle> C2487/a	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
· -, · · · · · · · · · · · · · · · · ·	N1587	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
	> C1952/a 11 num_dcd_cyl&0(1) > BOX679/OUT 0 num_dcd_cyl&0(1)	R C3+R 1024 -1669 80 319 1 cs_invvv 19b NOT
	> BOX679/IN num_dcd_cyl(1) > num_dcd_cyl(1) num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0 R C3+R 1024 -1669 80 319 1 PI 0
	2 iu_reset_op_c_t1 iu_reset_op_c_t1	R C3+R 2399 -1400 3318 1011 1 PO 0 -
	RAT> BOX716/OUT 0 iu_reset_op_c_t1> BOX716/IN	999 0 R C3+R 2399 -1400 3318 1011 1 IOPAD IOPAD R C3+R 2399 -1400 3318 1044 3 IOPAD IOPAD
	0 iu_reset_op_c_t1&0>{a} C2393/y 0 iu_reset_op_c_t1&0	R C3+R 2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
	> C2393/a 1863 gbfonet_6 > gbfocell_6/y	F C3+R 536 -1400 100 196 6 cs_nnd2v 02c NAND F C3+R 536 -1400 100 196 6 cs_invvv 09c NOT

0 gbfonet_6	
> gbfocell_6/a	R C3+R 472 -1400 184 44 1 cs_invvv 09c NOT
64 N2031 >{b} C2162/y	R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031	11 COTH 472 -1400 184 44 1 CS_IIIIUSV U2C IVAIND
> C2162/a	F C3+R 358 -1400 144 217 5 cs_nnd3v 02c NAND
114 rcvry_reset_q	
> rcvry_reset.reg_n.lat_0/l2_ou SRL 0 rcvry_reset_q	t_n F C3+R 358 -1400 144 217 5 cl_invvn 07d
> rcvry_reset.reg_n.lat_0/c2 198 slow_mode.c2_1	R C3+ 160 N/C 60 222 13 cl_invvn 07d SRL
> slow_mode.clockblock/c2	R C3+ 160 N/C 60 222 13 cb_clk_32_1 LCB ⁻
0 slow_mode.c2_1	
 ******* Audit Secti	ion ***************
Sun Apr 18 22:09:38 1999	· Commence of Authority Commence of the Commen
Compiled: Wed Mar 24 22:00:23 19	EDA EinsTimer Design Information
Release Level: 03.01	*** Wire model Information ***
Block WireModelT	Type CellCount ModelName
IDCDSUC Enclose	d 4676 2kCells
	and the control of th
Pin ModelName	and the second of the second o
Pin ModelName	
Pin ModelName	
Pin ModelName Sun Apr 18 22:09:38 1999	
Sun Apr 18 22:09:38 1999	
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal	EDA EinsTimer Design Information
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19	EDA EinsTimer Design Information
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal	EDA EinsTimer Design Information
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON	EDA EinsTimer Design Information
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE	EDA EinsTimer Design Information
Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15 ResistanceUnitToOhms= 1.00e+03
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15 ResistanceUnitToOhms= 1.00e+03
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00 ClockGatingPulseWidth= 0.00ns Sun Apr 18 22:09:38 1999	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15 ResistanceUnitToOhms= 1.00e+03
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00 ClockGatingPulseWidth= 0.00ns Sun Apr 18 22:09:38 1999 Part: IDCDSUC Analysis: Late and Early / Nominal	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15 D. ResistanceUnitToOhms= 1.00e+03 ClockGatingSetup= 0.00ns ClockGatingHold= 0.00ns EDA EinsTimer Design Information
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 19 Release Level: 03.01 DTA Adjust Mode is Edge Based Clock Limiting is ON PinToPinNetModel is FALSE Analysis mode is default TimeUnitToSeconds= 1.00e-12 InductanceUnitToHenries= 1.00e+00 ClockGatingPulseWidth= 0.00ns Sun Apr 18 22:09:38 1999 Part: IDCDSUC	EDA EinsTimer Design Information *** General Information *** LoadUnitToFarads= 1.00e-15 D. ResistanceUnitToOhms= 1.00e+03 ClockGatingSetup= 0.00ns ClockGatingHold= 0.00ns EDA EinsTimer Design Information

Block	Tech Name
IDCDSUC	GENERIC

Sun Apr 18 22:09:38 1999

Part: IDCDSUC

Analysis: Late and Early / Nominal

EDA EinsTimer Design Information

Compiled: Wed Mar 24 22:00:23 1999

Release Level: 03.01

*** Vtt, Vdd, Temp ***

Delay Factor WorstCase BestCase Nominal

·

Technology	Туре	Worst	Case I	BestCa	ase Nominal	
GENERIC	Current Te	mp	10	-10	10	
	Current VCM	2	2	2		
	Current VDD	1	2	1		
	Current VDD150	1	2	2		
	Current VDD180	2	2	2		
•	Current VDD2	3	4	-3		-
	Current VDD250	2	- 3	. 2	· . · · -	
i de la companya di seriesa di se Seriesa di seriesa di s	Current VDD330	3	4	· · · · 3		
جانوا جانسان محمد داد در و	Current VDDQ	1	2	i- 2		- '*
	Current VREF	2	2	2		
	Current VTT	1	2	2		
	Base Temp	10	-10	10		•
	Base VCM	. 2	2	2 ·	* *	
	Base VDD	2	3	2	-	
	Base VDD150	1	- 2	2	1, 173 - 175 	
	Base VDD180	2	2	2	•	
	Base VDD2	3	4	3	·	
	Base VDD250	2	3	2		
_	Base VDD330	3	4	3		
	Base VDDQ	1	2	2		
•	Base VREF	2.	2	2		
	Base VTT	1	2	2		

Sun Apr 18 22:09:38 1999

Part: IDCDSUC

Analysis: Late and Early / Nominal

EDA EinsTimer Design Information

Compiled: Wed Mar 24 22:00:23 1999

Release Level: 03.01

*** Voltage Island Information ***

Cell Island	Island	Technology	Rail	WorstCase BestCase	Nominal
	Cell	Island			

Block Island
Sun Apr 18 22:09:38 1999
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 1999 Release Level: 03.01 EDA EinsTimer Design Information *** Phases Definitions ***
*Phase Tleading Ttrailing Cycle
*C3
CLK_OVERRIDE *Clock ATr(L) ATf(L) SLwr(L) SLwf(L) ATr(E) ATf(E) SLwr(E) SLwf(E) *
 C3 160 750 60 60 160 750 60 60 C3L 160 750 60 60 160 750 60 60
CLK_TREE_OVERRIDE *Clock ATr(L) ATr(L) SLwr(L) SLwf(L) ATr(E) ATr(E) SLwr(E) SLwr(E) *
*CLK_PAIR_EXCLUSION *Clock1 Clock2
* USER_DELTA_ADJUST *Clock1 Clock2 Edge1 Edge2 Test
 *Clock1 Clock2 Edge1 Edge2 Test Adjust * *
Sun Apr 18 22:09:38 1999
Part: IDCDSUC Analysis: Late and Early / Nominal Compiled: Wed Mar 24 22:00:23 1999 Release Level: 03.01 EDA EinsTimer Design Information *** PIs and Asserted Arrival Times ***
Pin Phase ATr(L) ATf(L) SLwr(L) SLwf(L) ATr(E) ATf(E) SLwr(E) SLwr(E) Signal/Net
op_dsbl_after C3+R 1022 1101 80 80 391 387 83 80 op_dsbl_after
eu_iu_spare1 C3+R 465 430 204 195 215 196 80 80 eu_iu_spare1
second_op_lat C3+R 465 437 135 80 263 251 80 80 second_op_lat

	and draw	CarB	700	674	125	105	287	283	80	80 mcr41_trap	
	mcr41_trap	C3+R C3+R			123 11 11					37 ifet_xcptn	
	ifet_xcptn iu_eu_xcpt_pend	C3+R	491	468	117	98	272	258	80	80	
	iu_eu_xcpt_pend	00111	101	700							
	iq_blk_d1	C3+R	580	570 1	08 1	10	278 2	74	80 8	30 iq_blk_d1	
	clkl_mode7	C3+R	401			151	101	101	151	151 clkl_mode	27
	dcd_op_44	C3+R	854	807	86	80	379 3	373		30 dcd_op_44	
	ru_write_in_iq	C3+R	672	715	147	159	227	218	80	80	
	ru_write_in_iq										
	a_clk			01 15°						1 a_clk	
	b_clk		-	01 15						1 b_clk	
	ru_iu_rcvy_rst	C3+R	700	700	151	151 9	999000	999000	151	151	
	ru_iu_rcvy_rst			07 04/	9 950	2 34	6 27	0 25	8 80	08 (
	eu_iu_enter_slow		-н в	37 816	352	2 34	10 2/1	0 23	0 00	, 00	
	eu_iu_enter_slow	/_ma C3+R	1149	1163	176	100	430	406	129	80	
	id_instr_stores	Co+n	1143	1100	170	100	400	.00			
	id_instr_stores op_inq_stores	C3+R	386	384	112	108	210	212	80	80	
	op_inq_stores	00111								# .Y. *	·(()
	test_c1	C3+R	401	401 15	51 15		01 10			51 test_c1	
	iq_blk_aa	C3+R	518	532 1						0 iq_blk_aa	
	aa_ofc_available	C3+R	403	400	119	119	210	207	80	80	
	aa_ofc_available						5	004	00	80	
	eu_iu_mmode	C3+R	693	667	326	326	327	304	80	80	
	eu_iu_mmode	00.0	- 040		080	248	313	298	80	80	
*	eu_iu_mcset_e1	C3±H	843	778	248	_ : ∠40 :	313	230			Emiliar end of a feet for the
·/·	eu_iu_mcset_e1	C3+R	415	371	149.	91	218	199	80	80 aa_ofc_hol	d
·	aa_ofc_hold ru_98_43	C3+R	428							0 ru_98_43	* * * * * * * * * * * * * * * * * * * *
	srlz_op_match	C3+R	1281		80	80 -	367	355	80	80	
	srlz_op_match	: · · · · · · · · · · · · · · · · · · ·			· · · · · ·			•			1
	first_op_lat	C3+R	452							Ofirst_op_lat	
	zero_branches	C3+R	556	537	80	80	314.	304	80	80	6. ·
	ZERO_BRANCH		050	005	90	80	314	311	80	80	
	dcd_mcr41_blk	C3+R	850	835	80	80	314	311	00		• • •
	dcd_mcr41_blk	C3+R	817	863	193	193	368	360	80	80	· ·
	xu_iu_xlat_busy xu_iu_xlat_busy	COTH	017	000	100	100		000			
	du_iu_hold_aa_r	eq C3+l	R 55	8 557	424	424	4 243	246	80	80	
	du_iu_hold_aa_r										
	eu_iu_fpu_end_d		R 66	615	339	338	3 283	274	80	80	
	eu_iu_fpu_end_d	op									
	eu_iu_misc_hold		499	460	332	310	210	201	80	. 80	٠.
	eu_iu_misc_hold				00	00	054	000	00	90	
	op_cmp_raw	C3+R	858	818	80	80	354	362	80	80	
	op_cmp_raw	00.0	755	700	90	80	407	394	80	80	
	op_dsbl_before	C3+R	755	728	80	60	407	U 34	30	00	
	op_dsbl_before op_drain	C3+R	852	809	82 8	30 3	379 3	32 1	34 1	02 op_drain	
	eu_iu_fxu_end_c										
	eu_iu_fxu_end_e										
	op_mcend_raw	C3+F	R 85	0 810	91	85	369	372	80	80	
	op_mcend_raw										
	eu_iu_br_wrong	C3+F	911	1 903	264	264	340	320	80	80	
	eu_iu_br_wrong										

need_opnd_req	C2 . D	204	000	00	00	040	200		00	
need_opnd_req	C3+R	384	368	80	80	219	209	80	80	
	C2.D	1050	1000	0.4	0.4	070	000	00	00 laal la la la	
legal_bht_br	C3+R C3- 600	1358	1386	84	84	376	380	80	80 legal_bht_t	or
•	ارم -در C3+R		160	160	600	0	160	160 c	•	
bht_branch_req	C3+H	401	401	151	151	101	101	151	151	
bht_branch_req	CO. D	1001	4074	400	00	450	475	00	00	
id_ex_in_mm	C3+R	1291	1371	123	92	450	475	80	80	
id_ex_in_mm	CO. D	507	504	000	000	044	007		00	
du_iu_quiesced	C3+R	537	521	338	338	244	227	80	80	
du_iu_quiesced	CO. D	005	000	00	00	050	000	-00	00	
iu_op_cmp_hit_a	C3+R	835	809	80	80	350	366	80	80	
iu_op_cmp_hit_a	00 · D	000	000	óo	00	0.45	000	-	•	
iu_op_cmp_hit_b	C3+R	829	802	80	80	345	362	80	80	
iu_op_cmp_hit_b	00.0	04.4	707	00	00	000	0==			
iu_op_cmp_hit_c	C3+R	814	787	80	80	336	357	80	80	
iu_op_cmp_hit_c	00 · D	000	700	00	00	005	055		••	
iu_op_cmp_hit_d	C3+R	808	780	80	80	335	355	80	80	
- iu_op_cmp_hit_d			4450		, .					
dcd_frc_milli	C3+R	1157	1158	80	80	370	395	80	80 dcd_frc_mi	lli .
iq_empty	C3+R				108	307	296	80	80 iq_empty	v.
op_serialize	C3+R	802	756					80	80 op_serialize	
gptr_scan_in	C3+R	401	401	151	151 .	101	101	151	151	and the first section of
gptr_scan_in	00 D	. 404	404	404		222				200
-aa_agi_lat	C3+R				115	223	225	4 44	,80 aa_agi_lat	الرابية الله المستواطنة المستواردة والمعاولة الرابات المستواطنة المستواطنة المستواطنة المستواردة والمعاولة والم
branch_request	C3+R	386	385	118	113	210	211	80	80	
branch_request	00 D	000	050	00	00		400			
ru_9a_52	C3+R	366	358			204		80	80 ru_9a_52	
					~~~	000	.004			and the second s
bu_iu_quiesced	C3+R	664	644	236	236	280	261		80	ere a sign of a sign of grantest grantestation of
bu_iu_quiesced		-							eralisa .	The state of the s
bu_iu_quiesced dcd_blk_dsucc	the state of the s	868	829	236		280	261 359		80 80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc	C3+R	868	829	80_	80	- 381 	359	80	80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd		-		80_			359		eralisa .	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd	C3+R C3+R	868 1202	829 1217	80 82	80 80	331	359 366	80	80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39	C3+R C3+R 0gr C3+	868 1202	829	80 82	80 80	- 381 	359 366	80	80	*
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39iqmcode_mod_39	C3+R C3+R 0gr C3+	868 1202 R 7	829 1217 14 68	80 82 87 8	80 80 0 8	- 381 331 0 29	359 366 3 29	80 80 5 8	80 80 0 80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in	C3+R C3+R 0gr C3+	868 1202 R 7	829 1217	80 82 87 8	80 80 0 8	- 381 331 0 29	359 366 3 29	80	80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0)	C3+R C3+R 0gr C3+ 0gr C3+R	868 1202 R 7 401	829 1217 14 68 101 1	80 82 37 8 51 1	80 80 0 8 51	381 331 0 29	359 366 3 29	80 80 5 8	80 80 0 80 151	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+F	868 1202 R 7 401	829 1217 14 68 101 1	80 82 37 8 51 1	80 80 0 8 51	381 331 0 29	359 366 3 29	80 80 5 8	80 80 0 80	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor  eu_iu_e1_exc_cor	C3+R C3+R Ogr C3+ Ogr C3+R and C3+F	868 1202 R 7 401 4	829 1217 14 68 101 1 7 72	80 82 37 8 51 1 7 27	80 80 0 8 51 1 26	381 331 0 29 101 52 30	359 366 3 29 101 01 27	80 80 5 8 151 22 8	80 80 0 80 151 60 80	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor  au_ofc_block_req	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+F	868 1202 R 7 401	829 1217 14 68 101 1	80 82 37 8 51 1	80 80 0 8 51	381 331 0 29	359 366 3 29	80 80 5 8 151 22 8	80 80 0 80 151 60 80	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor  au_ofc_block_req  aa_ofc_block_req	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+F nd C3+R	868 1202 R 7 401 4	829 1217 14 68 101 1 7 72 402	80 82 37 8 51 1 7 27	80 80 0 8 51 1 26 129	381 331 0 29 101 2 30 211	359 366 3 29 101 21 210	80 80 5 8 151 2 8	80 80 0 80 151 60 80	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor  eu_iu_e1_exc_cor  aa_ofc_block_req  au_iu_fpu_excpn	C3+R C3+R Ogr C3+ Ogr C3+R and C3+F	868 1202 R 7 401 4	829 1217 14 68 101 1 7 72	80 82 37 8 51 1 7 27	80 80 0 8 51 1 26	381 331 0 29 101 52 30	359 366 3 29 101 21 210	80 80 5 8 151 22 8	80 80 0 80 151 60 80 80	
bu_iu_quiesced  dcd_blk_dsucc  dcd_blk_dsucc  op_eim_dcd  op_eim_dcd  iqmcode_mod_39  iqmcode_mod_39  scan_in  scan_invec(0)  eu_iu_e1_exc_cor  eu_iu_e1_exc_cor  aa_ofc_block_req  au_io_fpu_excpn  eu_iu_fpu_excpn	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+F nd C3+R C3+R	868 1202 R 7 401 4 R 75 405 537	829 1217 14 68 401 1 7 72 402 512	80 82 37 8 51 1 7 27 129 183	80 80 0 8 51 1 26 129 183	381 331 0 29 101 2 30 211 269	359 366 3 29 101 21 210 251	80 80 5 8 151 2 8 80	80 80 0 80 151 60 80 80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+F nd C3+R	868 1202 R 7 401 4	829 1217 14 68 101 1 7 72 402	80 82 37 8 51 1 7 27	80 80 0 8 51 1 26 129	381 331 0 29 101 2 30 211 269	359 366 3 29 101 21 210 251	80 80 5 8 151 2 8 80	80 80 0 80 151 60 80 80	
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch block_aa_branch	C3+R C3+R Ogr C3+ Ogr C3+R nd C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506	829 1217 14 68 101 1 7 72 402 512 520	80 82 37 8 51 1 7 27 129 183 114	80 80 0 8 51 1 26 129 183 114	381 331 0 29 101 22 30 211 269 280	359 366 3 29 101 210 251 292	80 80 5 8 151 2 8 80 80	80 80 80 151 80 80 80 80	lk
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch block_aa_branch ru_iu_rq_blk	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+R C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506	829 1217 14 68 101 1 7 72 402 512 520	80 82 37 8 51 1 7 27 129 183 114	80 80 0 8 51 1 26 129 183 114	381 331 0 29 101 22 30 211 269 280 348	359 366 3 29 101 210 251 292 339	80 80 5 8 151 2 8 80 80	80 80 151 80 80 80 80 80 ru_iu_rq_bl	l <b>k</b>
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch	C3+R C3+R Ogr C3+ Ogr C3+R nd C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506	829 1217 14 68 101 1 7 72 402 512 520	80 82 37 8 51 1 7 27 129 183 114	80 80 0 8 51 1 26 129 183 114	381 331 0 29 101 22 30 211 269 280	359 366 3 29 101 210 251 292	80 80 5 8 151 2 8 80 80	80 80 80 151 80 80 80 80	lk
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+R C3+R C3+R C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800	829 1217 14 68 101 1 7 72 402 512 520 740 773	80 82 87 8 51 1 7 27 129 183 114 184 80	80 80 0 8 51 1 26 129 183 114 184 80	331 331 0 29 101 22 30 211 269 280 348 366	359 366 3 29 101 210 251 292 339 351	80 80 5 8 151 2 8 80 80 80	80 80 0 80 151 80 80 80 80 80 ru_iu_rq_bl	l <b>k</b>
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch ireg_valid	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+R C3+R C3+R C3+R C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800	829 1217 14 68 101 1 7 72 402 512 520 740 773	80 82 87 81 51 1 7 27 129 183 114 184 80	80 80 0 8 51 1 26 129 183 114 184 80	381 331 0 29 101 22 30 211 269 280 348 366	359 366 3 29 101 210 251 292 339 351	80 80 5 8 151 2 8 80 80 80	80 80 0 80 151 80 80 80 80 80 ru_iu_rq_bl 80	lk
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch ireg_valid ru_9a_36	C3+R  C3+R  Ogr C3+  Ogr C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800 779 7	829 1217 14 68 101 1 7 72 402 512 520 740 773 799 1 363	80 82 87 87 851 1 7 27 129 183 114 184 80 05 1	80 80 0 8 51 1 26 129 183 114 184 80	381 331 0 29 101 22 30 211 269 280 348 366 275 204	359 366 3 29 101 210 251 292 339 351 278 199	80 80 151 2 8 80 80 80 80 80	80 80 0 80 151 60 80 80 80 80 ru_iu_rq_bl 80 80 ireg_valid 80 ru_9a_36	lk
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch ireg_valid ru_9a_36 three_branches	C3+R C3+R 0gr C3+ 0gr C3+R nd C3+R C3+R C3+R C3+R C3+R C3+R C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800	829 1217 14 68 101 1 7 72 402 512 520 740 773	80 82 87 81 51 1 7 27 129 183 114 184 80	80 80 0 8 51 1 26 129 183 114 184 80	381 331 0 29 101 22 30 211 269 280 348 366	359 366 3 29 101 210 251 292 339 351	80 80 5 8 151 2 8 80 80 80	80 80 0 80 151 80 80 80 80 80 ru_iu_rq_bl 80	l <b>k</b>
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch ireg_valid ru_9a_36 three_branches three_branches	C3+R  C3+R  Ogr C3+  Ogr C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800 779 7 371 583	829 1217 14 68 101 1 7 72 402 512 520 740 773 799 1 363 598	80 82 87 87 51 1 7 27 129 183 114 184 80 05 1 81	80 80 0 8 51 1 26 129 183 114 184 80 17 2 81 2	381 331 0 29 101 2 30 211 269 280 348 366 275 204 302	359 366 3 29 101 210 251 292 339 351 278 199 284	80 80 151 2 80 80 80 80 80 80	80 80 80 151 80 80 80 80 ru_iu_rq_bl 80 80 ireg_valid 80 ru_9a_36 80	lk
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch ireg_valid ru_9a_36 three_branches bht_block_dcd	C3+R  C3+R  Ogr C3+  Ogr C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R  C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800 779 7	829 1217 14 68 101 1 7 72 402 512 520 740 773 799 1 363	80 82 87 87 851 1 7 27 129 183 114 184 80 05 1	80 80 0 8 51 1 26 129 183 114 184 80	381 331 0 29 101 22 30 211 269 280 348 366 275 204	359 366 3 29 101 210 251 292 339 351 278 199	80 80 151 2 8 80 80 80 80 80	80 80 0 80 151 60 80 80 80 80 ru_iu_rq_bl 80 80 ireg_valid 80 ru_9a_36	l <b>k</b>
bu_iu_quiesced dcd_blk_dsucc dcd_blk_dsucc op_eim_dcd op_eim_dcd iqmcode_mod_39 iqmcode_mod_39 scan_in scan_invec(0) eu_iu_e1_exc_cor eu_iu_e1_exc_cor aa_ofc_block_req aa_ofc_block_req eu_iu_fpu_excpn eu_iu_fpu_excpn eu_iu_fpu_excpn block_aa_branch ru_iu_rq_blk op_chkpt_synch op_chkpt_synch ireg_valid ru_9a_36 three_branches three_branches	C3+R  C3+R  Ogr C3+  Ogr C3+R	868 1202 R 7 401 4 R 75 405 537 506 780 800 779 7 371 583	829 1217 14 68 101 1 7 72 402 512 520 740 773 799 1 363 598	80 82 37 8 51 1 7 27 129 183 114 184 80 05 1 81 110	80 80 0 8 51 1 26 129 183 114 184 80 17 2 81 2 81	381 331 0 29 101 22 30 211 269 280 348 366 275 204 302 101	359 366 3 29 101 210 251 292 339 351 278 199 284 101	80 80 151 2 80 80 80 80 80 80 81 81	80 80 80 151 80 80 80 80 ru_iu_rq_bl 80 80 ireg_valid 80 ru_9a_36 80	lk

	iu_eu_data_blocked iu_eu_data_blocked	C3+R	410	406	125	123	223	224	80	80				
		3+R -	401 4	01 15	1 15	1 101	10	)1 15°	1	51 gptr_	a clk			
	3F			01 15						51 gptr_				
	31			39 10						or gp op_is_				
	· ·					0 406		23 80		30 inst_f				
									60 clk	_	Clorics			
	clkg2 C3-			160	160	600								
	eu_iu_fxu_exc_cond	C3+R	988	953	390	390	371	354	80	80				
	eu_iu_fxu_exc_cond									0-	0.4			
	ru_9a_04 C			372 8			198			) ru_9a_	.04			
	br_wrong_targ	C3+R	1171	1099	175	82 3	362	349	100	80				
	br_wrong_targ													
	scan_enable	C3+R	1045	1039	86	81 999	172	999172	80	80				
	scan_enable													
	du_iu_store_status(0)	) C3+R	541	508	289	289	252	231	80	80				
	du_iu_store_status(0	•												
	du_iu_store_status(1		527	507	276	276	246	233	80	80				
	du_iu_store_status(1	•	•											
	du_iu_store_status(2	-	691	649	500	500	256	236	500	500			-	
	du_iu_store_status(2	•	001	0.10	000	000								
	eu_iu_srlz_op_actn(0		544	557	366	374	225	218	80	80				
	eu_iu_srlz_op_actn(C	•	J++	337	000	0, 1	~			•				
			1344	1348	341	341	267	249	80	80	l			•
	eu_iu_srlz_op_actn(1	•	1044	1040	0-71		201	240	- 00					
	eu_iu_srlz_op_actn(1		207	381	86	86 20	77 (	203 8	0	80				
	ru_9a_0001(0)	C3+R	387	301	00	00 20	)	200 0	Ų.					-
	ru_9a_0001(0)		007	004	00	86 - 20	77 (	202 8	0	80	1		4.	, who
	ru_9a_0001(1)	C3+R	387	381	86	86 - 20	JI 2	202 6		<b>6</b> 0				-
	ru_9a_0001(1)		5440	100 1	70 47	70 00	6 0	20 8		20 irog	0.1(0)		 	-
	ireg_0_1(0) (	C3+R	440							30 ireg_				
	ireg_0_1(0) ( ireg_0_1(1) (	C3+R	440	428 17	77 17	77 23	6 2	30 80	) . (	30 ireg_	0_1(1)	·	,	gradichte en e
	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0)	C3+R C3+R				77 23		30 80			0_1(1)	*		***********
·	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) num_dcd_cyl(0)	C3+R C3+R	440 4 1040	428 17 1088	77 17 80	77 23 80	6 2 414	30 80 453	08 80	80 ireg_ 84	0_1(1)	- *	anne I gaardin en	13.1
·	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1)	C3+R C3+R	440	428 17	77 17	77 23 80	6 2	30 80	) . (	30 ireg_	0_1(1)	- *		***************************************
	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) ( num_dcd_cyl(0) ( num_dcd_cyl(1) ( num_dcd_cyl(1) ( )	C3+R C3+R  C3+R	440 4 1040 1024	128 17 1088 1016	77 17 80 80	77 23 80 80	6 2 414 399	30 86 453 387	80 80	80 ireg_ 84 80	0_1(1)	8		and the Fig.
	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) ( num_dcd_cyl(1) ( num_dcd_cyl(1) ( ru_9a_3233(32) ( ireg_0_1(0) ( ireg	C3+R C3+R	440 4 1040	428 17 1088	77 17 80	77 23 80 80	6 2 414 399	30 86 453 387	08 80	80 ireg_ 84	0_1(1)	***		3
	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) ( num_dcd_cyl(0) ( num_dcd_cyl(1) ( num_dcd_cyl(1) ( )	C3+R C3+R C3+R C3+R	440 4 1040 1024 373	428 17 1088 1016 365	77 17 80 80 80	77 23 80 80 81 2	6 2 414 399 07	30 86 453 387 203	80 80 80	80 ireg_ 84 80 80	0_1(1)	*	· · · · · · · · · · · · · · · · · · ·	3
	ireg_0_1(0) ( ireg_0_1(1) ( num_dcd_cyl(0) ( num_dcd_cyl(1) ( num_dcd_cyl(1) ( ru_9a_3233(32) ( ireg_0_1(0) ( ireg	C3+R C3+R  C3+R	440 4 1040 1024	128 17 1088 1016	77 17 80 80	77 23 80 80 81 2	6 2 414 399 07	30 86 453 387 203	80 80	80 ireg_ 84 80	0_1(1)			manuf to min
	ireg_0_1(0) (continued on the continued	C3+R C3+R C3+R C3+R C3+R	440 4 1040 1 1024 373 375	428 17 1088 1016 365 366	77 17 80 80 80 81 81	77 23 80 80 81 2 81 2	6 2 414 399 07	30 86 453 387 203 203	80 80 80 80 80	80 ireg_ 84 80 80 80	0_1(1)			manthi ma
	ireg_0_1(0) (continued on the continued	C3+R C3+R C3+R C3+R C3+R	440 4 1040 1024 373	428 17 1088 1016 365	77 17 80 80 80	77 23 80 80 81 2	6 2 414 399 07	30 86 453 387 203	80 80 80	80 ireg_ 84 80 80	0_1(1)			\$
	ireg_0_1(0) (c) ireg_0_1(1) (c	C3+R C3+R C3+R C3+R C3+R C3+R	440 1040 1024 373 375 1260	428 17 1088 1016 365 366 1237	77 17 80 80 81 81 142	77 23 80 80 81 2 81 2 142	6 2 414 399 07 08 404	30 86 453 387 203 203 366	80 80 80 80 80 80	80 ireg_ 84 80 80 80 80	0_1(1)			
	ireg_0_1(0) (ireg_0_1(1) (ireg_0_1(1) (ireg_0_1(1) (ireg_0_1(0) (ireg_	C3+R C3+R C3+R C3+R C3+R C3+R 0) C3+R	440 4 1040 1 1024 373 375	428 17 1088 1016 365 366 1237	77 17 80 80 80 81 81	77 23 80 80 81 2 81 2	6 2 414 399 07	30 86 453 387 203 203	80 80 80 80 80	80 ireg_ 84 80 80 80 80	0_1(1)			
	ireg_0_1(0) (ireg_0_1(1) (ireg_0_1(1) (ireg_0_1(1) (ireg_0_1(0) (ireg_	C3+R C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R	440 1040 1024 373 375 1260	428 17 1088 1016 365 366 1237	77 17 80 80 81 81 142	77 23 80 80 81 2 81 2 142	6 2 414 399 07 08 404 411	30 86 453 387 203 203 366 359	80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)			
	ireg_0_1(0) (ireg_0_1(1) (ireg_	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R	440 1040 1024 373 375 1260	428 17 1088 1016 365 366 1237 1212	77 17 80 80 81 81 142	77 23 80 80 81 2 81 2 142	6 2 414 399 07 08 404	30 86 453 387 203 203 366	80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)		9	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info()	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) 1) C3+R 1) C3+R	440 4 1040 1 1024 373 375 1260 1256	428 17 1088 1016 365 366 1237 1212	77 17 80 80 81 81 142 146	77 23 80 80 81 2 81 2 142 146	6 2 414 399 07 08 404 411	30 86 453 387 203 203 366 359	80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)		9	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info()	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R	440 1040 1024 373 375 1260 1256 1226	428 17 1088 1016 365 366 1237 1212 1257	77 17 80 80 81 81 142 146	77 23 80 80 81 2 81 2 142 146	6 2 414 399 07 08 404 411	30 86 453 387 203 203 366 359	80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)		,	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info() eu_iu_interrupt_info()	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R 2) C3+R	440 4 1040 1 1024 373 375 1260 1256	428 17 1088 1016 365 366 1237 1212 1257	77 17 80 80 81 81 142 146 152	77 23 80 80 81 2 81 2 142 146 152	6 2 414 399 07 08 404 411 426	30 80 453 387 203 203 366 359 423	80 80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)		, , , , , , , , , , , , , , , , , , , ,	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info()	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R 2) C3+R 2) C3+R	440 1040 1024 373 375 1260 1256 1226 1210	428 17 1088 1016 365 366 1237 1212 1257 1153	77 17 80 80 80 81 81 142 146 152	77 23 80 80 81 2 81 2 142 146 152 177	6 2 414 399 07 08 404 411 426 357	30 80 453 387 203 203 366 359 423 333	80 80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80	0_1(1)		,	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( eu_iu_inte	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R 2) C3+R	440 1040 1024 373 375 1260 1256 1226	428 17 1088 1016 365 366 1237 1212 1257	77 17 80 80 81 81 142 146 152	77 23 80 80 81 2 81 2 142 146 152 177	6 2 414 399 07 08 404 411 426 357	30 80 453 387 203 203 366 359 423 333	80 80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80 80	0_1(1)		,	
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_iu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_interrupt_info(eu_int	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 2) C3+R 2) C3+R 3) C3+R	440 1040 1024 373 375 1260 1256 1226 1210 382	428 17 1088 1016 365 366 1237 1212 1257 1153 376	77 17 80 80 80 81 81 142 146 152 177	77 23 80 80 81 2 81 2 142 146 152 177 83 2	6 2 414 399 07 08 404 411 426 357	30 80 453 387 203 203 366 359 423 333 202	80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80	0_1(1)			
200 (	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info()	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R 2) C3+R 2) C3+R	440 1040 1024 373 375 1260 1256 1226 1210	428 17 1088 1016 365 366 1237 1212 1257 1153	77 17 80 80 80 81 81 142 146 152	77 23 80 80 81 2 81 2 142 146 152 177 83 2	6 2 414 399 07 08 404 411 426 357	30 80 453 387 203 203 366 359 423 333 202	80 80 80 80 80 80 80	80 ireg_ 84 80 80 80 80 80 80	0_1(1)			
TO 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( ru_9a_1617(16) ru_9a_1617(17) ru_9a_1617(17)	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) 1) C3+R 1) 2) C3+R 2) C3+R 3) C3+R 3) C3+R	440 4 1040 1 1024 373 375 1260 1256 1226 1210 382 378	428 17 1088 1016 365 366 1237 1212 1257 1153 376 372	77 17 80 80 81 81 142 146 152 177 83	77 23 80 80 81 2 81 2 142 146 152 177 83 2 81 2	6 2 414 399 07 08 404 411 426 357 207	30 86 453 387 203 203 366 359 423 333 202 203	80 80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80	0_1(1)			
TO	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( ru_9a_1617(16) ru_9a_1617(17) eu_iu_srlz_op_encoc	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 2) C3+R 2) C3+R 3) C3+R 3) C3+R 3) C3+R	440 4 1040 1 1024 373 375 1260 1256 1226 1210 382 378	428 17 1088 1016 365 366 1237 1212 1257 1153 376 372	77 17 80 80 81 81 142 146 152 177 83	77 23 80 80 81 2 81 2 142 146 152 177 83 2 81 2	6 2 414 399 07 08 404 411 426 357 207	30 80 453 387 203 203 366 359 423 333 202	80 80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80	0_1(1)			
200 (	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( ru_9a_1617(16) ru_9a_1617(17) ru_9a_1617(17) eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 2) C3+R 2) C3+R 3) C3+R 3) C3+R 4) C3+R	440 4 1040 1 1024 373 375 1260 1256 1226 1210 382 378 R 10	428 17 1088 1016 365 366 1237 1212 1257 1153 376 372	77 17 80 80 81 81 142 146 152 177 83 81	77 23 80 80 81 2 81 2 142 146 152 177 83 2 81 2	6 2 414 399 07 08 404 411 426 357 207	30 80 453 387 203 203 366 359 423 333 202 203	80 80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80 80	0_1(1)			
To 0 100 100 100 100 100 100 100 100 100	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( eu_iu_interrupt_info( ru_9a_1617(16) ru_9a_1617(17) ru_9a_1617(17) eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc	C3+R C3+R C3+R C3+R C3+R 0) C3+R 1) C3+R 1) C3+R 2) C3+R 2) C3+R 3) C3+R 40 C3+R de(0) C3+de(0) de(1) C3+de(0)	440 4 1040 1 1024 373 375 1260 1256 1226 1210 382 378 R 10	428 17 1088 1016 365 366 1237 1212 1257 1153 376 372	77 17 80 80 81 81 142 146 152 177 83 81	77 23 80 80 81 2 81 2 142 146 152 177 83 2 81 2	6 2 414 399 07 08 404 411 426 357 207	30 86 453 387 203 203 366 359 423 333 202 203	80 80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80 80	0_1(1)			
	ireg_0_1(0) ireg_0_1(1) num_dcd_cyl(0) num_dcd_cyl(0) num_dcd_cyl(1) num_dcd_cyl(1) ru_9a_3233(32) ru_9a_3233(32) ru_9a_3233(33) ru_9a_3233(33) eu_iu_interrupt_info( ru_9a_1617(16) ru_9a_1617(17) ru_9a_1617(17) eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc eu_iu_srlz_op_encoc	C3+R C3+R C3+R C3+R C3+R 0) C3+R 0) C3+R 1) C3+R 2) C3+R 2) C3+R 3) C3+R 3) C3+R 4e(0) C3+de(0) de(1) C3+de(1) C3+de(1)	440 4 1040 1 1024 373 375 1260 1256 1226 1210 382 378 R 100	428 17 1088 1016 365 366 1237 1212 1257 1153 376 372 86 104	77 17 80 80 81 81 142 146 152 177 83 81 40 40	77 23 80 80 81 2 81 2 142 146 152 177 83 2 81 201 40 00 399	6 2 414 399 07 08 404 411 426 357 207 208 1 26	30 80 453 387 203 203 366 359 423 333 202 203	80 80 80 80 80 80 80 80	80 ireg_84 80 80 80 80 80 80 80 80	0_1(1)			

eu_iu_srlz_op_enco										
eu_iu_srlz_op_enco	• •	1	066	1020	302	295	287	271	80	80
eu_iu_srlz_op_enco										
eu_iu_srlz_op_enco		1	051	1048	406	405	270	261	80	80
eu_iu_srlz_op_enco					070	070				
eu_iu_srlz_op_encod			906	933	373	373	270	271	80	80
eu_iu_srlz_op_enco	` '		200	000	054	000	007	000		
eu_iu_srlz_op_enco			923	930	354	336	267	269	80	80
eu_iu_srlz_op_encod			240	0.40	000	005	007	200		
eu_iu_srlz_op_encod			919	940	398	395	267	269	80	80
eu_iu_srlz_op_enco			054							
eu_iu_srlz_op_enco		1	051	1018	367	367	277	266	80	80
eu_iu_srlz_op_encod			340	0.47	000	040	007	070	00	
eu_iu_srlz_op_encod			919	847	323	319	287	272	80	80
eu_iu_srlz_op_encod		,	004	004	040	000	007	000	00	00
eu_iu_srlz_op_encod		1	891	894	246	223	267	269	80	80
eu_iu_srlz_op_encodeu_iu_srlz_op_encode			1102	1000	500	500	070	050	F00	F00
eu_iu_srlz_op_enco		ו	102	1002	500	500	278	238	500	
ru_9a_4849(48)	C3+R	370	362	2 80	80	208	203	80	80	
ru_9a_4849(48)	COTI	3/0	302	_ 00	, 00	200	203	80	80	
ru_9a_4849(49)	C3+R	370	363	80	80.	208	203	- 80	. 80	
ru_9a_4849(49)	00+11	.070		, 00	,	200	200	00	. 00	* * **** 1
ireg_1631(22)	C3+R	423.5	412	129	129	229	222	80	80	ű.
ireg_1631(22)	00111	720	, J. <del>.</del>		120					
ireg_1631(23)	C3+R	410	400	101	101	224	218	80	80	
ireg_1631(23)		7.	3							*****
ireg_1631(24)	C3+R «	422	.411	127	127	228	222	80	80	
ireg_1631(24)				:Ti						e i de la composición
ireg_1631(25)	C3+R	422	411	126	126	224	217	80	. 80	
ireg_1631(25)										
ireg_1631(26)	C3+R	427	416	133	133	230	223	80	80	· · · · · · · · · · · · · · · · · · ·
ireg_1631(26)										
ireg_1631(27)	C3+R	420	410	118	118	230	224	80	80	. ,
ireg_1631(27)										
ireg_1631(28)	C3+R	436	421	140	134	244	237	90	80	
ireg_1631(28)										
ireg_1631(29)	C3+R	436 .	422	141	138	243	236	88	80	
ireg_1631(29)	_									
ireg_1631(30)	C3+R	439	423	144	134	245	239	93	80	
ireg_1631(30)										
***************************************										

Sun Apr 18 22:09:38 1999

Part: IDCDSUC

Analysis: Late and Early / Nominal

**EDA EinsTimer Design Information** 

Compiled: Wed Mar 24 22:00:23 1999

Release Level: 03.01 *** POs and Asserted Required Arrival Times and CAP data ***

Pin P	hase RAT	r(L) RATf(	L) RATr(E)	RATf(E)	Cap Signal/Net
iu_eu_opcode_cm iu_rcvry_reset iu_reset_op_c	p C3+l C3+R C3+R	1060 1	1143 2 085 218 559 197	199 109	

```
999
                                      999
                                            -999
                                                    -999 1001 dcd_succ_last_t1
                    C3+R
dcd_succ_last_t1
                  C3+R
                             400
                                    400
                                            126
                                                   125
                                                        633 N12
iu milli_mode
                              999
                                     999
                                            -999
                                                    -999 1001 iu reset op c_t1
                    C3+R
iu reset_op_c_t1
                                    879
                                            224
                                                   229 964 N2086
                             929
dcd_succ_last
                   C3+R
                                       835
                                               84
                                                      69 1208 N26
                      C3+R
                                835
iu_eu_op_nomatch
                                             205
                                                    198
                                                        411 ds_1st_maybe
                    C3+R
                              866
                                     897
ds_1st_maybe
                                                   246 434 N34
                  C3+R
                             470
                                    400
                                           243
id_xcute_targ
                                                   142 365 N14
                             400
                                     400
                                            101
                   C3+R
xc_frc_ia_to_if_t1
                                           -999160 -999129 531 N2097
                                     1060
                             1060
dcd_success_tr
                    C3+R
                                                         786 dsucc_or_agi_n
                              1060
                                      1081
                                              230
                                                     237
dsucc_or_agi_n
                    C3+R
                             1006
                                     976
                                            197
                                                    192
                                                         441 dsucc_or_agi
                   C3+R
dsucc or agi
                                                         538 NO
                                             182
                                                    175
                    C3+R
                              468
                                     443
iu_slow_mode
                             1060
                                     1038
                                             131
                                                     139
                                                          258 slwmd blk n
                   C3+R
slwmd_blk_n
                                                 102 192 N16
                           569
                                  516
                                          114
xc frc milli
                 C3+R
                                     1067
                                              198
                                                     207
                                                           344 dcd succ_first_t1
dcd_succ_first_t1
                    C3+R
                             1060
                 C3+R
                                          202
                                                 188
                                                       746 iu reset all
                           980
                                   924
iu_reset_all
                                     400
                                             33
                                                    63
                                                        314 N2089
                              400
iu_milli_mode_t1
                    C3+R
                                                     169 288 N72
                              1060
                                     1142
                                              181
iu_milli_mode_t2
                    C3+R
                                                    228 632 N2090 ·
                              708
                                     644
                                             235
iu_milli_mode_t3 --
                    C3+R
                                                   96 300 N42
                                    400
                            400
                                           104
xc_frc_milli_t1
                  C3+R
                                                          208 N2096
                             1060
                                    1223
                                             221
                                                    203
iu_exc_cond
                   C3+R
                                     1060 -999089 -999055 570 N80
                             1060
                   C3+R
slow_mode_tr
                                       1117
                                                238
                                                       235 1195 N22
                      C3+R
                               1060
iu eu slow_mode
                                     1030
                                             234
                                                     228 1112 dcd_success
                             1016
dcd_success
                   C3+R
                                     548
                                             83
                                                    94 537 N70
                              596
iu_milli_mode_tr
                   C3+R
                                                 121 206 N140
                 C3+R
                                  628
                                          124
iu reset if
                           557
                                          -999070 -999051 570 N78
exc_cond_tr
                   C3+R
                            1060
                                    1060
                                            184
                                                   187 406 N2088
dcd_succ_first
                   C3+R
                             816
                                    805
                                             207
                                                     184
                                                          278 N136
execute recovery
                     C3+R
                               630
                                      594
                                     1225
                                              185
                                                     195
                                                           89 execute_xcptn
execute_xcptn
                   C3+R
                             1060
                                                  149
                                                       437 N8
                  C3+R
                             763
                                    732
                                           174
xc_frc_ia_to_if
                                      999
                                             -999
                                                     -999 1001 N18
                     C3+R
                               999
iu slow_mode_t1
                                                   -999 1000 gptr_scan_out&1
                   C3+R
                              999
                                     999
                                            -999
gptr_scan_out
                            400
                                   400
                                          187
                                                  180
                                                       218 N4
                 C3+R
iu_reset_fst
                            999
                                   999
                                          -999
                                                 -999
                                                       106 scan_out
                 C3+R
scan out
                               843
                                       769
                                               80
                                                     52 1160 N134
                     C3+R
iu_eu_dcd_succ_tr
                                    999
                                          -999
                                                  -999 1001 N146
                  C3+R
                            999
idcdsuc_err
                                 400
                                        134
                                                108
                                                     643 N10
                          400
                C3+R
frc milli
                                                    131
                                                         105 N2092
                                             135
                   C3+R
                             1060
                                    1020
iu_intrupt_info(0)
                                    888
                                            68
                                                   49
                                                        94 N2093
iu_intrupt_info(1)
                   C3+R
                             942
                                    1024
                                             134
                                                    133
                                                          105 N2094
                   C3+R
                             1060
iu intrupt info(2)
                             1060
                                     1016
                                             131
                                                    132
                                                          105 N2095
iu_intrupt_info(3)
                   C3+R
                                      1060
                                            -999153
                                                     -999134
                                                              543 N126
                              1060
                    C3+R
blk_dcd_info_tr(0)
                                           -999153
                                                     -999134
                                                              543 N128
                                      1060
                              1060
blk dcd info_tr(1)
                    C3+R
                                           -999150
                                                     -999135
                                                               543 N130
                    C3+R
                              1060
                                      1060
blk_dcd_info_tr(2)
                                           -999153
                                                     -999133
                                                               544 N132
                              1060
                                      1060
blk_dcd_info_tr(3)
                    C3+R
                                                      -4
                                                          132 N44
                                        746
                                                14
iu srlz op_encode(0)
                      C3+R
                                734
                                                           132 N46
                                                      -17
iu_srlz_op_encode(1)
                      C3+R
                                688
                                        652
                                               -11
                                                           141 N48
                      C3+R
                                677
                                        679
                                               -19
                                                      -14
iu_srlz_op_encode(2)
                                                      1
                                                          98 N50
                                        759
                                                7
iu srlz op encode(3)
                      C3+R
                                765
                                        806
                                                28
                                                      19
                                                          141 N52
iu_srlz_op_encode(4)
                      C3+R
                                812
                                                          145 N54
                                        645
                                                       6
                      C3+R
                                646
                                                15
iu srlz_op_encode(5)
                                        760
                                                28
                                                       9
                                                          101 N56
                                789
iu_srlz_op_encode(6)
                      C3+R
                                                      16
                                                           141 N58
                                789
                                        784
                                                31
                      C3+R
iu_srlz_op_encode(7)
                                                           98 N60
                                        786
                                                       12
                                 799
                                                19
iu srlz op encode(8)
                      C3+R
```

iu_srlz_op_encode		73	6 6	81 50	22	153 N62
iu_srlz_op_encode	` '		89 7	783 18	3 11	98 N64
iu_srlz_op_encode	e(11) C3+	R 79	95 7	785 12	2 11	98 N66
decode_ilc(0)	C3+R	476	504	38	29 35	6 N90
decode_ilc(1)	C3+R	458	489	52	39 40	4 N92
srlz_actn_tr(0)	C3+R	1060	1060	-999075	-99905	0 570 N30
srlz_actn_tr(1)	C3+R	1060	1060	-999075	-99905	0 542 N32
intrpt_info_tr(0)	C3+R	1060	1060	-999062	-999062	2 540 N104
intrpt_info_tr(1)	C3+R	1060	1060	-999066	-999058	3 568 N106
intrpt_info_tr(2)	C3+R	1060	1060	-999071	-999055	5 570 N108
intrpt_info_tr(3)	C3+R	1060	1060	-999071	-999055	5 568 N110
op_44_info_tr(0)	C3+R	626	481	98	71 5	52 N154
op_44_info_tr(1)	C3+R	624	548	96	93 5	39 N156
dcd_c_cnt(0)	C3+R	400	400	129	125 5	71 N148
dcd_c_cnt(1)	C3+R	400	400	140	126 6	01 N150

Sun-Apr. 18.22:09:38 1999 ....

Part: IDCDSUC

Analysis: Late and Early / Nominal EDA EinsTimer Design Information

Compiled: Wed Mar 24 22:00:23 1999

Release Level: 03.01 *** Don't Care, Data Adjust, Clock Adjust, Renamed Phase Tags ***

Pin Name Signal/Net	DC AdjR DC AdjF Phs	NewPhs DC AdjR	DC AdjF Phs NewPhs
slow_mode.clockblock/c1		 3=.	C3- slow_mode.c1_1
slow_mode.clockblock/c2	: [[]***	3+ _ *	C3+ slow_mode.c2_1
slow_mode.clockblock_1/c1		C3 *	C3
slow_mode.c1_2		<u>.</u> 1 . 3	<del></del>
slow_mode.clockblock_1/c2		C3+ '	C3+
slow_mode.c2_2		_ 1	* * *
slow_mode.clockblock_2/c1	<u> </u>	C3*	C3-
slow_mode.c1_3			
slow_mode.clockblock_2/c2		C3+ '	' C3+
slow_mode.c2_3			
slow_mode.clockblock_3/c1		C3*	C3-
slow_mode.c1_4		••	_
slow_mode.clockblock_3/c2	_ ~*	C3+ *	C3+
slow_mode.c2_4			$\Delta \Delta$
slow_mode.clockblock_4/c1 slow_mode.c1_5	^	C3*	C3-
slow_mode.clockblock_4/c2		20	
slow_mode.c2_5		C3+ *	C3+
slow_mode.clockblock 5/c1	* /	20	
slow_mode.clockblock_5/c2	<del></del>	C3*	C3- slow_mode.c1
SIOW_ITTOGE.CIOCKDIOCK_5/62	~	C3+*	C3+ slow_mode.c2

Sun Apr 18 22:09:38 1999

Part: IDCDSUC

Analysis: Late and Early / Nominal

**EDA EinsTimer Design Information** 

Compiled: Wed Mar 24 22:00:23 1999

Release Level: 03.01

*** User Selected Modes ***

```
Sun Apr 18 22:09:38 1999
Part: IDCDSUC
                                         EDA EinsTimer Design Information
Analysis: Late and Early / Nominal
Compiled: Wed Mar 24 22:00:23 1999
                                      *** User Defined Tests ***
Release Level: 03.01
                                                                                 BC
                                                                                       Norm
                                                                     Edge2
                                  Edge1 Pin2
Mode Pin1
WC
    calculator.detail-calculator:
                                   CDC
                                  NOPATH
calculator.failure-calc:
                                  1E-09
calculator.tib-k1-term:
                                  1E-10
calculator.tib-k2-term:
                                  0
calculator.tib-k3-term:
                                      FALSE
cdc-flags.include-output-caps:
defaults.at-default:
                                 0
defaults.clock-gating-hold-time:
                                      0
defaults.clock-gating-mode:
                                      input-to-input
defaults.clock-gating-pulse-width-time:
defaults.clock-gating-setup-time:
defaults.rat-default:
                                 4E-09
defaults.rat-default-early:
                                   2E-06
defaults.rat-default-late:
                                  2E-06
                                   1.51E-07
defaults.slew-fall-default:
                                    1.51E-07
defaults.slew-rise-default:
                                      Nominal
delaymode.delay-mode:
                                       0
delaymode.lcd-best-early-value:
                                       0
delaymode.lcd-best-late-value:
delaymode.lcd-nominal-early-value:
                                         0 -
delaymode.lcd-nominal-late-value:
                                        0
                                       0
delaymode.lcd-pw-correction:
delaymode.lcd-worst-early-value:
                                        1
delaymode.lcd-worst-late-value:
                                       1
limits.global-cap-limit:
                                  4.55E-07
limits.global-slew-limit:
limits.use-global-cap-limit:
                                    FALSE
                                    TRUE
limits.use-global-slew-limit:
misc.bus-delimiter:
                                  ()
                                  10000
misc.cache-limit:
misc.debug-level:
misc.default-delimiter:
misc.default-divider:
misc.em_data_mult:
misc.frequency:
                                      610
misc.message-suppress:
                                      FALSE
misc.no-loop-message:
                                      TRUE
netcalc.cap-mode-external:
```

no-rcest

netcalc.net-delay-mode:

```
netcalc.pin-to-pin-net-model:
                                     FALSE
pd.incremental-pi-model:
                                    FALSE
process.best-case-temp:
                                     -10
process.best-case-vdd:
                                    1.7
process.best-case-vtt:
                                   0
process.nominal-case-temp:
                                       10
process.nominal-case-vdd:
                                      1.45
                                     0
process.nominal-case-vtt:
process.use-default-temp:
                                     FALSE
process.use-default-vdd:
                                    FALSE
process.use-default-vtt:
                                   TRUE
process.worst-case-temp:
                                     10
process.worst-case-vdd:
                                     1.45
                                   0
process.worst-case-vtt:
report.decimal-places:
                                   0
rice.c-mult-bc:
rice.c-mult-nom:
rice.c-mult-wc:...
rice.r-mult-bc:
rice.r-mult-nom:
rice.r-mult-wc:
rice.rice-order:
timer.clock-limiting:
                                 TRUE
timer.domino-phase-creation:
                                      FALSE
timer.dta-adjust-mode:
                                   EdgeBased
timer.flush-propagate-on-dc-clock:
                                       TRUE
timer.perform-hold-tests:
                                    TRUE
timer.slew-dependency:
                                    path-slew
  > checkfan
```

## **Electrical Violations in Network 'IDCDSUC'**

	Capacitance Slew Sink
Fanout	
Pin/Port -> Net	Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdjLim / Actual	
eu_iu_enter_slow_md -> eu_iu_enter_slo	ow_md 141.00 / 141.00 / 16.73 290.00
/ 290.00 / 352.00 * 12 / 12 / 1 1	
op_inq_stores -> op_inq_stores	141.00 / 141.00 / 159.72 * 290.00 /
290.00 / 112.00 12 / 12 / 3 1	
eu_iu_mmode -> eu_iu_mmode	141.00 / 141.00 / 32.56 290.00 /
290.00 / 326.00 * 12 / 12 / 2 1	20000,
	eq
/ 290.00 / 424.00 * 12 / 12 / 2 1	
eu_iu_fpu_end_op -> eu_iu_fpu_end_o	p 141.00 / 141.00 / 30.80 290.00 /
290.00 / 339.00 * 12 / 12 / 1 1	
eu_iu_misc_hold -> eu_iu_misc_hold	141.00 / 141.00 / 19.15 290.00 /
290.00 / 332.00 * 12 / 12 / 1 1	200.00 /
op_mcend_raw -> op_mcend_raw	141.00 / 141.00 / 144.35 * 290.00 /
290.00 / 91.00 12 / 12 / 3 1	200.00 /
clkg -> clkg	141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00 12 / 12 / 3 1	111.00 / 111.00 / 140.02 100.00 / 100.00 /
du_iu_quiesced -> du_iu_quiesced	141.00 / 141.00 / 20.50 290.00 /
290.00 / 338.00 * 12 / 12 / 1 1	771.00 7 141.00 720.00 7
iq_empty -> iq_empty	141.00 / 141.00 / 170.11 * 290.00 / 290.00
14_0111br3	171.00 / 171.00 / 170.11 230.00 / 290.00

```
/116.00 12/ 12/ 4 1
                                                141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
gptr_scan_in
                       -> gptr_scan_in
       12/ 12/ 1 1
0.00
                                                141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                       -> gptr_a_clk
gptr_a_clk
0.00
       12/ 12/ 1 1
                                                141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                      -> gptr_b_clk
gptr_b_clk
0.00
       12/ 12/ 1 1
                                            141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clkg2
clkg2
      12/ 12/
                    3 1
60.00
                                                        141.00 / 141.00 / 15.67 290.00
eu_iu_fxu_exc_cond
                           -> eu_iu_fxu_exc_cond
/ 290.00 / 390.00 * 12 / 12 / 1 1
                                                 141.00 / 141.00 / 16.89 290.00 /
                          -> du_iu_store_status(2)
du iu store_status(2)
290.00 / 500.00 * 12 /
                       12/ 1 1
                                                       141.00 / 141.00 / 47.57 290.00 /
                           -> eu_iu_srlz_op_actn(0)
eu iu_srlz_op_actn(0)
                        12/ 2 1
290.00 / 374.00 *
                                                        141.00 / 141.00 / 47.57 290.00 /
                           -> eu _iu_srlz_op_actn(1)
eu iu srlz op_actn(1)
290.00 / 341.00 * 12 /
                       12/ 2 1
                                                     141.00 / 141.00 / 318.91 * 290.00 /
                         -> num_dcd_cyl(1)
num dcd cyl(1)
                12/ 12/ 1 1 1
290.00 / 80.00
                            -> eu_iu_srlz_op_encode(0)
                                                           141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(0)
                          12/ 12/ 1 1
290.00 / 290.00 / 401.00 *
                                                      141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(1)
                            -> eu iu srlz op encode(1)
290.00 / 290.00 / 400.00 *
                          12/ 12/ 1 1
                                                        141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(2)
                            -> eu_iu_srlz_op_encode(2)
290.00 / 290.00 / 420.00 * 12 / 12 / 1 1
                                                        141.00 / 141.00 / 16.89
                            -> eu_iu_srlz_op_encode(3)
eu_iu_srlz_op_encode(3)
290.00 / 290.00 / 302.00 *
                           12/ 12/ 1 1
                                                         141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(4)
                            -> eu_iu_srlz_op_encode(4)
                          12/ 12/ 1 1
290.00 / 290.00 / 406.00 *
                                                          141.00 / 141.00 / 16.89
                           -> eu_iu_srlz_op_encode(5)
eu iu srlz op encode(5)
290.00 / 290.00 / 373.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(6) -> eu_iu_srlz_op_encode(6)
                                                            141.00 / 141.00 / 16.89
290.00 / 290.00 / 354.00 *
                           12 / 12 / . 1 1
                                                            141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(7)
                            -> eu iu srlz op_encode(7)
290.00 / 290.00 / 398.00 * / 12 / 12 / 1 1
eu_iu_srlz_op_encode(8) -> eu_iu_srlz_op_encode(8)
                                                           141.00 / 141.00 / 16.89 -
290.00 / 290.00 / 367.00 * 12 / 12 / 1 1
                             -> eu_iu_srlz_op_encode(9)
                                                           141.00 / 141.00 / 16.89
eu iu srlz op_encode(9)
                           12/ 12/ 1 1
290.00 / 290.00 / 323.00 *
                           -> eu_iu_srlz_op_encode(11)
                                                            141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(11)
290.00 / 290.00 / 500.00 *
                          12/ 12/ 1 1
                                                                78.50 / 78.50 / 220.92 *
c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
                         12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                                78.50 / 78.50 / 222.27 *
c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
                                                                78.50 / 78.50 / 212.39 *
clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
200.00 / 200.00 / 184.59 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
                                                                 78.50 / 78.50 / 237.92 *
c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                                78.50 / 78.50 / 239.36 *
```

```
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                               78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1 3
                                                               78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00
                      12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
NO SERIAL
c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
                                                               78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3
                                                               78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
                                                               78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
                                           Capacitance
                                                              Slew
                                                                             Sink
Fanout
                     -> Net
Pin/Port
                                            Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdjLim / Actual
c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                              78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 - 12/--12 / - 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4
                                                              78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
c1@slow_mode.clockblock_4:cb_clk_32_ -> slow mode.c1 5
                                                               78.50 / 78.50 / 237.91 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                              78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                              78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                              78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
                                                              78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00
                      12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                                                             78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
v@C167:cs invvv01c
                          -> dcd_succ_last_t1&0
                                                        70.00 / 70.00 / 1011.00 * 301.00
/ 301.00 / 3294.02 * 12 / 12 / 1 1 KEEP_BTR
y@C1994:cs_invvn01c
                            -> N1531
                                                    68.00 / 68.00 / 77.40 * 290.00 /
                 12/ 12/ 2 2
290.00 / 286.02
y@C2013:cs_invvn01c
                           -> N18&0
                                                    68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3608.92 * 12 / 12 / 1 1
y@C2082:cs_invvn01c
                           -> N146&0
                                                     68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3604.78 * 12 / 12 / 1 1
y@C2194:cs_invvn07c
                           -> N1681
                                                    261.00 / 261.00 / 271.46 * 290.00 /
```

```
290.00 / 261.53 12 / 12 / 7 7
                                                      71.00 / 71.00 / 1044.40 *
v@C2393:cs_nnd2v02c
                         -> iu_reset_op_c_t1&0
290.00 / 290.00 / 3371.12 * 12 / 12 / 3 3
                                                 68.00 / 68.00 / 125.56 * 290.00 /
                          -> N1815
y@C2425:cs_invvn01c
290.00 / 451.90 * 12 / 12 / 1 1
                          -> N1435
                                                  85.00 / 85.00 / 97.67 * 290.00 /
v@C2496:cs nnd4n03c
290.00 / 353.82 * 12 / 12 / 5 5
                          -> N1645
                                                 133.00 / 133.00 / 150.69 * 290.00 /
v@C2646:cs invvn04c
290.00 / 275.60 12 / 12 / 6 6
                                                     500.00 / 500.00 / 540.60 *
v@C2726:cs_nnd2n11c
                          -> dsucc_or_agi&0
                       12/ 12/ 2 2
290.00 / 290.00 / 258.01
                                                  996.00 / 996.00 / 1081.45 * 290.00
                       -> N2086&0
y@C2744:cs_invvn13c
/ 290.00 / 271.62 12 / 12 / 7 7
                          -> N1290
                                                 326.00 / 326.00 / 234.15 290.00 /
y@C2800:cs_invvn08c
              12 / 12 / 14 * 14
290.00 / 193.42
                                                  167.00 / 167.00 / 183.47 * 290.00 /
y@C2728rwr:cs_invvn05c
                          -> N1097
290.00 / 266.58 12 / 12 / 4 4
                                                 110.00 / 110.00 / 132.34 * 290.00 /
                          -> N2016
v@C2918:cs_nor2n04c
290.00 / 428.15 * 12 / 12 / 1 1
                                                  797.00 / 797.00 / 402.55 290.00 /
y@gbfocell_0:cs_invvn12c
                          -> gbfonet_0
290.00 / 149.98 12 / 12 / 20 * 20
l2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q 247.00 / 247.00 / 301.71 *
290.00 / 290.00 / 242.45 12 / 12 / 8 8
[BD-500900]: (W) There were 64 electrical violations.
> write_info_report
[ET-0018]: >Begin...Info Report
     for file /tmp/info_report..92476.
[ET-0019]: <End.....Info Report.
Sun Apr 18 22:09:40 1999
Part: IDCDSUC
Mode: Late and Early Mode / Nominal EDA EinsTimer Info Report
Release Level: 03.01 and Compile Date: Wed Mar 24 22:00:23 1999
Over (+%)/ Signal/
                            Power Cap Limit Under(-%) Source
Pin
                     Cell
                    ______
                       cs_invvn 13c 1081 996
C2744/y
                                                   9 N2086&0
                                                 1371 iu_reset_op_c_t1&0
C2393/y
                       cs_nnd2v 02c 1044 71
                                 1011 141
                                              617 gptr_b_clk
aptr_b_clk
                                 1011 141
                                              617 gptr_a_clk
gptr_a_clk
                                  1011 141
                                               617 gptr_scan_in
gptr_scan_in
                                                   1387 N146
                          IOPAD
                                       1011
                                             68
BOX750/OUT
                          IOPAD
                                       1011
                                             68
                                                   1387 N18
BOX745/OUT
                                       1011
                                             25
                                                  4025 iu_reset_op_c_t1
BOX716/OUT
                          IOPAD
                                             70
                                                   1344 dcd_succ_last_t1
BOX714/OUT
                          IOPAD
                                       1011
BOX661/OUT
                          IOPAD
                                       1011 141
                                                   617 qptr_b_clk&0
                                       1011 141
                                                   617 gptr_a_clk&0
BOX660/OUT
                          IOPAD
```

68

68

0

1011

1011 70

1010

**IOPAD** 

cs invvn 01c

cs invvv 01c

**IOPAD** 

cs_invvn 01c 1011

BOX639/OUT

BOX746/OUT

C2082/v

C2013/v

C167/y

617 gptr_scan_in&0

1344 dcd_succ_last_t1&0

0 qptr_scan_out&1

1387 N146&0

1387 N18&0

```
gptr_latch/gptr_scan_out
                                 XMODEBLOCK A
                                                     1010
                                                                    0 gptr_scan_out&0
 BOX717/OUT
                               IOPAD
                                              974
                                                    848
                                                            15 N2086
 C2726/v
                            cs_nnd2n 11c
                                             541
                                                   500
                                                            8 dsucc_or_agi&0
 BOX724/OUT
                               IOPAD
                                              451
                                                    396
                                                            14 dsucc_or_agi
 num_dcd cyl(1)
                                          319 141
                                                        126 num_dcd_cyl(1)
 BOX679/OUT
                               IOPAD
                                              319
                                                    141
                                                           126 num_dcd_cyl&0(1)
frc_blk_1cyc.reg_n.lat_0/l2_out_n
                                    cl nnd2n
                                              07c
                                                     302
                                                          247
                                                                  22 frc_blk_1cyc_q
C2194/v
                                            271
                            cs_invvn 07c
                                                  261
                                                          4 N1681
slow_mode.clockblock_4/c2
                                   cb clk 32 1
                                                    239
                                                          78
                                                                 205 slow_mode.c2_5
slow_mode.clockblock 2/c2
                                   cb_clk_32_1
                                                    239
                                                          78
                                                                 205 slow_mode.c2_3
slow_mode.clockblock_5/c2
                                   cb_clk_32_1
                                                    239
                                                          78
                                                                 205 slow_mode.c2
slow_mode.clockblock 1/c2
                                   cb clk 32 1
                                                    239
                                                          78
                                                                 205 slow_mode.c2 2
slow_mode.clockblock 3/c2
                                   cb_clk_32_1
                                                    239
                                                          78
                                                                 205 slow mode.c2 4
slow_mode.clockblock_3/c1
                                   cb_clk_32_1
                                                    238
                                                                 203 slow_mode.c1_4
                                                          78
slow_mode.clockblock_5/c1
                                   cb_clk_32_1
                                                    238
                                                          78
                                                                 203 slow_mode.c1
slow_mode.clockblock_1/c1
                                   cb_clk_32_1
                                                    238
                                                          78
                                                                 203 slow mode.c1 2
slow_mode.clockblock 2/c1
                                   cb clk 32 1
                                                    238
                                                          78
                                                                 203 slow_mode.c1 3
slow_mode.clockblock_4/c1
                                   cb_clk 32 1
                                                    238.
                                                          .78
                                                                 203 slow_mode.c1_5.
slow_mode.clockblock_4/clka
                                   cb_clk_32 1
                                                    229
                                                                 191 slow_mode.clka 5
                                                          78
slow_mode.clockblock_3/clka
                                   cb_clk 32 1
                                                    229
                                                          78
                                                                 191 slow_mode.clka_4
slow_mode.clockblock_1/clka
                                   cb_clk_32_1
                                                    229
                                                          78
                                                                 191 slow_mode.clka_2
slow_mode.clockblock_5/clka
                                   cb_clk_32_1.
                                                    229
                                                          78
                                                                 191_slow_mode.clka
slow_mode.clockblock_2/clka
                                   cb_clk_32_1
                                                    229
                                                          78
                                                                 191 slow_mode.clka_3
slow_mode.clockblock/c2
                                  cb_clk_32 1
                                                   222 78
                                                               183 slow mode.c2 1
slow mode.clockblock/c1
                                  cb_clk_32_1
                                                   221 . 78
                                                               181 slow mode.c1 1
slow_mode.clockblock/clka
                                 _cb_clk_32_1
                                                   212
                                                         78 171 slow_mode.clka_1
C2728rwr/y
                            cs_invvn 05c
                                            183
                                                   167
                                                           10 N1097
iq_empty
                                       170. 141
                                                     21 iq_empty
BOX637/OUT
                               IOPAD
                                                            21 iq_empty&0
                                              170
                                                   .141
op_inq_stores
                                              141
                                                       13 op_inq_stores
BOX604/OUT
                               IOPAD
                                              160
                                                   141
                                                            13 op_ing_stores&0
C2646/y
                           cs_invvn 04c
                                            151
                                                133
                                                          13 N1645
clkg2
                                          141
                                                    3 clkg2
                                      146
clkq
                                     146
                                          141
                                                   3 clkg
BOX664/OUT
                               IOPAD
                                              146
                                                   141
                                                            3 clkq2&0
BOX628/OUT
                               IOPAD
                                              146
                                                   141
                                                            3 clkg&0
op_mcend raw
                                               141
                                                         2 op_mcend_raw
BOX624/OUT
                               IOPAD
                                              144 141
                                                            2 op_mcend raw&0
du_iu_hold_aa_req
                                           142 141
                                                         1 du_iu_hold_aa_req
BOX617/OUT
                               IOPAD
                                              142 141
                                                            1 du_iu_hold_aa_reg&0
C2918/y
                           cs nor2n 04c
                                            132 110
                                                          20 N2016
gptr_latch/clkl_mode8
                               XMODEBLOCK A
                                                    128
                                                           0
                                                                  0 clkl_mode8
C2425/v
                           cs invvn 01c 126 68 85.N1815
gptr_latch/clkl_mode5
                               XMODEBLOCK A
                                                    103
                                                           0
                                                                 0 clkl mode5 0
gptr_latch/clkl_mode4
                               XMODEBLOCK A
                                                     99
                                                          0
                                                                 0 clkl_mode4_0
C2496/y
                           cs nnd4n 03c
                                                         15 N1435
                                             98
                                                  85
gptr_latch/clkl_mode6
                               XMODEBLOCK A
                                                     96
                                                          0
                                                                 0 clkl mode6 0
C1994/v
                           cs invvn
                                     01c
                                            77
                                                 68
                                                        14 N1531
iu_dsbl_ovrlp.reg_n.lat_0/l2_out_n
                                   cl nor2n
                                             06c
                                                    16
                                                         16
                                                                -2 iu_dsbl_ovrlp_q
dsbl_ovrlp_blk.reg_n.lat_0/l2 out n
                                    cl_nnd2n 07c
                                                     16
                                                          16
                                                                 -2 dsbl_ovrlp_blk_q
bht_block.reg_n.lat_0/l2_out_n
                                  cl_invvn 07d
                                                   16
                                                        16
                                                               -2 bht_block_q
slow_mode_t1.reg_n.lat_0/l2_out_n
                                     cl invvn
                                              07c
                                                     16
                                                                 -2 slow_mode_t1_q
                                                          16
eu_iu_spare.reg_n.lat_0/l2 out n
                                    cl_invvn 07d
                                                    15
                                                         16
                                                                -6 eu_iu_spare_g
```

Over (+%)/ - Driver -Early/ Signal/ **Power Source** Power Late Edge Slew Limit Under(-%) Cell Cell Pin Net **1099 IOPAD N18** 301 R 3609 iu_slow_mode_t1 **N18 1099 IOPAD** R 3609 301 Ε iu slow_mode_t1 01c N18&0 693 cs_invvn 3609 455 **IOPAD** L R BOX745/IN 01c N18&0 693 cs_invvn 455 **IOPAD** E R 3609 BOX745/IN N146 **1098 IOPAD** R 3605 301 L idcdsuc_err **1098 IOPAD** N146 R 3605 301 Ε idcdsuc_err 692 cs_invvn 01c N146&0 455 **IOPAD** L R 3605 BOX750/IN 692 cs_invvn 01c N146&0 3605 455 Ε R **IOPAD** BOX750/IN 3371 301 **1020 IOPAD** R Ε iu_reset_op_c_t1 iu_reset_op_c_t1 455 641 cs_nnd2v 02c .. .E R 3371 **IOPAD** BOX716/IN iu_reset_op_c_t1&0 1062 cs_nnd2v 02c 290 03c E R 3371 cs_ao12n C2555/b iu_reset_op_c_t1&0 1062 cs_nnd2v 3371 290 R cs_nnd2n 02c E C2466/b iu reset_op_c_t1&0 3318 301 1002 IOPAD R iu_reset_op_c_t1 iu_reset_op_c_t1 629 cs_nnd2v 02c IOPAD ---- R 3318 455 BOX716/IN iu reset_op_c_t1&0 3318 290 1044 cs_nnd2v cs ao12n 03c L R C2555/b iu_reset_op_c_t1&0 3318 290. 1044 cs_nnd2v 02c 02c L R cs_nnd2n C2466/b iu reset_op_c_t1&0 **994 IOPAD** R 3294 301 dcd succ_last_t1 dcd_succ_last_t1 R 3294 301 **994 IOPAD** E dcd_succ_last_t1 dcd_succ_last_t1 3294 455 624 cs_invvv 01c R IOPAD BOX714/IN dcd_succ_last_t1&0 624 cs invvv 01c R 3294 455 **IOPAD** Ε BOX714/IN dcd_succ_last_t1&0 **725 IOPAD** 301 F 2484 iu_reset_op_c_t1 iu reset op c t1 446 cs_nnd2v 02c 2484 455 **IOPAD** L F BOX716/IN iu_reset_op_c_t1&0 02c 290 757 cs_nnd2v F 2484 cs_ao12n 03c L C2555/b iu_reset_op_c_t1&0 02c 757 cs_nnd2v 2484 290 cs nnd2n 02c L C2466/b iu_reset_op_c_t1&0 **623 IOPAD** 2177 301 Ε iu_reset_op_c_t1 iu_reset_op_c_t1 02c Ε F 2177 455 378 cs_nnd2v **IOPAD** BOX716/IN iu_reset_op_c_t1&0 290 651 cs_nnd2v 02c cs_ao12n 03c E F 2177 C2555/b iu_reset_op_c_t1&0

651 cs_nnd2v 02c

2177 290

F

cs nnd2n 02c E

C2466/b

	iu_reset_op_c_t1&0 iu_slow_mode_t1 iu_slow_mode_t1 BOX745/IN BOX745/IN idcdsuc_err idcdsuc_err BOX750/IN BOX750/IN dcd_succ_last_t1 dcd_succ_last_t1 BOX714/IN	IOPAD IOPAD IOPAD IOPAD	L E L		F F 196 196 F F	1973 1973 1973	455 I 5 1 5 455 455 301	334 cs_invvn 552 IOPAD 552 IOPAD 331 cs_invvn	N146 N146 01c N	118&0  118&0  146&0
	dcd_succ_last_t1&0									
	BOX714/IN	IOPAD		E	F	1829	455	302 cs_invvv	01c	
	dcd_succ_last_t1&0 dcd_succ_last_t1 dcd_succ_last_t1		Ε	F	= .	1829 (	301	508 IOPAD		
	BOX699/IN	-IOPAD		L	F	500	290 -	72		<del>-</del>
	eu_iu_srlz_op_encode(11)									
	BOX699/IN	IOPAD		L.	R	500	290	72		
	eu_iu_srlz_op_encode(11) BOX699/IN	IOPAD		F	F	500	290	72		
	eu_iu_srlz_op_encode(11)			1.04			. +	· · · · · · · · · · · · · · · · · · ·		
al Artiga A	BOX699/IN	- IOPAD		E,	R-	500	290	72		
	eu_iu_srlz_op_encode(11)	IODAD.	1			500	200	70		
	BOX671/IN du_iu_store_status(2)	IOPAD		L	· <b>-</b>	500	290	72		
8 1 40 4	BOX671/IN	IOPAD	i u su.	L.	R	500	290	72		
	du_iu_store_status(2)				· Land				in the second se	
	BOX671/IN	IOPAD		E	F	500	290	72		
	du_iu_store_status(2) BOX671/IN	IOPAD		E	R	500	290	72	. x-y	
11 2 12	du_iu_store_status(2)	1017.15				300		• • • • • • • • • • • • • • • • • • •		
	C2763/a	cs_nnd2n	02c	L	F	. 500	290	72 IOPAD		,
	du_iu_store_status&0(2)				_	500	000	70 10 0 4 0	. stet.	and the second second
	C2763/a du_iu_store_status&0(2)	cs_nnd2n	02C	L	R	500	290	72 IOPAD		• •
	C2763/a	cs_nnd2n	02c	E	F	500	290	72 IOPAD		
	du_iu_store_status&0(2)									
	C2763/a	cs_nnd2n	02c	Ε	R	500	290	72 IOPAD		
	du_iu_store_status&0(2) C2650/a	cs_nnd2n	02c	ı	F	500	290	72 IOPAD		
	eu_iu_srlz_op_encode&0(11)		020	_	•	÷	200	12 IOI AD		e de la companya de
	C2650/a	cs_nnd2n	02c	L	R	500	290	72 IOPAD		
	eu_iu_srlz_op_encode&0(11) C2650/a	ce nnd2n	020	_	Е	EOO	200	70 10040		
	eu_iu_srlz_op_encode&0(11)	cs_nnd2n	UZC	_	F	500	290	72 IOPAD		
	C2650/a	cs_nnd2n	02c	E	R	500	290	72 IOPAD		
	eu_iu_srlz_op_encode&0(11)				_					
	C2487/b C2487/b		14e		R	452		_	01c N	
	C2917/b	cs_nnd2x cs_nnd2x	14e 14c		R R	448 428		55 cs_invvn 48 cs_nor2n		
	BOX617/IN	IOPAD		L	F		290	46 CS_1101211 46	U-+C IV	12010
	du_iu_hold_aa_req BOX617/IN	IOPAD		– L	R	424		46		

	du_iu_hold_aa_req bce_hold_aa.reg_n.lat_0/a	cl_ir	nvvn 07	d L	F	424	290 46	IOPAD		
	du_iu_hold_aa_req&0									
	bce_hold_aa.reg_n.lat_0/a	cl_ir	ovvn 07	d L	R	424	290 46	IOPAD		
	du_iu_hold_aa_req&0 C2020/a	cs_invvv	14c L	F	424	290	46 IOPAE			
	du_iu_hold_aa_req&0 C2020/a	cs_invvv	14c L	R	424	290	46 IOPAI	)		
	du_iu_hold_aa_req&0									
	C2917/b BOX690/IN	cs_nnd2x IOPAD	14c E	R F	423 420	290 290	46 cs_n 45	or2n 04c	N2016	
	eu_iu_srlz_op_encode(2)		-					•		
	BOX690/IN eu_iu_srlz_op_encode(2)	IOPAD	L	R	420	290	45			
	C2665/a	cs_nnd2n	02c L	F	420	290	45 IOPA	<b>ND</b>		
	eu_iu_srlz_op_encode&0(2) C2665/a	cs_nnd2n	02c L	R	420	290	45 IOP	AD.		
	eu_iu_srlz_op_encode&0(2)			-	400					
a constant of parameters of the constant of th	BOX692/IN eu_iu_srlz_op_encode(4)	IOPAD	L	R	406	290	40			
	C2657/a	cs_nnd2n	02c L	R	406	290	40 IOPA	<b>AD</b>		
	eu_iu_srlz_op_encode&0(4) BOX692/IN	IOPAD	· . L	F	405	290	40			<del></del>
	eu_iu_srlz_op_encode(4) C2657/a	cs_nnd2n	∴02č L	F	405	290	40 IOPA	\D :-		to the last of the
	eu_iu_srlz_op_encode&0(4) = BOX688/IN	IOPAD		F		290	38			
	eu_iu_srlz_op_encode(0)									
	BOX688/IN	IOPAD	L.	R	401	290	38	1		
	eu_iu_srlz_op_encode(0) C2667/a	cs_nnd2n	02c L	F	401	290	38 IOP	ND		
ķ	eu_iu_srlz_op_encode&0(0) C2667/a	cs_nnd2n	02c L	 B	401	290	38 IOP/	AD	× <u></u>	*
	eu_iu_srlz_op_encode&0(0)						• • • • • • •		***	
	BOX689/IN eu_iu_srlz_op_encode(1)	IOPAD	L	R	400	290	38		•	
= 41 A	C2666/a	cs_nnd2n	02c L	R	400	290	38 IOP/	AD	•	
	eu_iu_srlz_op_encode&0(1) BOX689/IN	IOPAD	L	F	399	290	38			
	eu_iu_srlz_op_encode(1) C2666/a	cs_nnd2n	02c L	F	399	290	38 IOP/	AD		
	eu_iu_srlz_op_encode&0(1) BOX695/IN	- IOPAD	L	R	398	290	37			
	eu_iu_srlz_op_encode(7)						• •		t explanation	
	C2659/a eu_iu_srlz_op_encode&0(7)	cs_nnd2n	U2C L	R	398	290	37 IOP/	4 <b>U</b>		
	BOX695/IN	IOPAD	L	F	395	290	36			
	eu_iu_srlz_op_encode(7) C2659/a	cs_nnd2n	02c L	F	395	290	36 IOP/	<b>A</b> D		
	eu_iu_srlz_op_encode&0(7) BOX665/IN	IOPAD	L	F	390	290	34			
	eu_iu_fxu_exc_cond BOX665/IN	IOPAD	L	R	390	290	34			
	eu_iu_fxu_exc_cond C1928/a	cs_invvn	01c L	F	390	290	34 IOPA	D		
		_								

	eu_iu_fxu_exc_cond&0			_			
	C1928/a	cs_invvn	01c L	R	390	290	34 IOPAD
	eu_iu_fxu_exc_cond&0	IODAD		_	074	000	00
	BOX672/IN eu_iu_srlz_op_actn(0)	IOPAD	L.	F	374	290	29
	srlz_actn.reg_n.lat_0/a	cl inva	vn 07d	1	F 3	74 29	90 29 IOPAD
	eu_iu_srlz_op_actn&0(0)	CI_IIIV	vii U/u	_	, ,	14 2	90 29 IOFAD
	C2651/a	cs_nnd2n	02c I	F	374	290	29 IOPAD
	eu_iu_srlz_op_actn&0(0)		-	·	• • •		25 (5) (12
	BOX693/IN	IOPAD	L	F	373	290	29
	eu_iu_srlz_op_encode(5)						<b>~</b>
	BOX693/IN	IOPAD	L	R	373	290	29
	eu_iu_srlz_op_encode(5)		00- 1	<b>-</b> -	070	000	00 10 00 10
	C2656/a eu_iu_srlz_op_encode&0(5)	cs_nnd2n	02C L	F	3/3	290	29 IOPAD
	C2656/a	cs_nnd2n	02c I	R	373	290	29 IOPAD
	eu_iu_srlz_op_encode&0(5)		720 L		3,0	200	20101710
	BOX696/IN	······································	-L	F	367	290-	27
	eu_iu_srlz_op_encode(8)						
	BOX696/IN	IOPAD	L	R	367	290	27
	eu_iu_srlz_op_encode(8)	10	00 1	_			
	C2660/a	cs_nnd2n	02c L	F	367	290	27 IOPAD
	eu_iu_srlz_op_encode&0(8) C2660/a	ce nnd2n	02c I		367	· 200	27 IOPAD
	eu_iu_srlz_op_encode&0(8)		-020 L	11	307	230	Control OFAD Control C
Production of the second se	BOX672/IN	IOPAD	i L	R	366	290 ~	26
	eu_iu_srlz_op_actn(0)	e for the second	# 1415		7		
And the second s		cl_inv	vn 07d	L	R 3	66 29	90 26 IOPAD
	eu_iu_srlz_op_actn&0(0)		- 00			-	and the control of t The series of the control of t
The second secon	C2651/a eu_iu_srlz_op_actn&0(0)	cs_nna2n	02C L	н	366	290	26 IOPAD
	BOX694/IN	IOPAD	· 1	R	354	290	22
. *	eu_iu_srlz_op_encode(6)				004	200	
**	C2658/a	cs_nnd2n	02c L	R	354	290	22 IOPAD
	eu_iu_srlz_op_encode&0(6)						A STATE OF THE STA
	iu_dsbl_ovrlp.reg_n.lat_0/b	cl_nc	or2n 06	c L	"R	354	290 22 cs_nnd4n 03c
	N1435	 	026 1	Б	054		00 as madda 00s N4405
	C2622/b C2544/a	cs_nor2n cs_invvn		R	354 354	290	
	C2544/a	cs_mvm cs_nnd2n		R		290	22 cs_nnd4n 03c N1435 22 cs_nnd4n 03c N1435
	C2513/b	cs_nnd2n		R		290	
	BOX602/IN	IOPAD	L	R		290	21
	eu_iu_enter_slow_md						the transfer of the second of
	C2107/b	cs_nnd2n	02c L	R	352	290	21 IOPAD
	eu_iu_enter_slow_md&0	IODAD		_	0.40	000	40
	BOX602/IN eu_iu_enter_slow_md	IOPAD	L	F	346	290	19
	C2107/b	cs_nnd2n	02c I	F	346	290	19 IOPAD
	eu_iu_enter_slow_md&0	30_111UZ11	VAU L	•	0-10	200	10 101 AD
	BOX673/IN	IOPAD	L	F	341	290	18
	eu_iu_srlz_op_actn(1)					-	
	BOX673/IN	IOPAD	L	R	341	290	18
	eu_iu_srlz_op_actn(1)						
	srlz_actn.reg_n.lat_1/a	cl_invv	n 07d	L	F 34	41 29	90 18 IOPAD
	eu_iu_srlz_op_actn&0(1)						

srlz_actn.reg_n.lat_1/a	cl_invv	n 07d	L F	34	11 290	18 IOPA	D
eu_iu_srlz_op_actn&0(1)	cs_nnd2n	026 1	F	341	290	18 IOPAD	
C2653/a eu_iu_srlz_op_actn&0(1)	CS_IIIIUZII	020 L	f	341	290	18 101 AD	
C2653/a	cs_nnd2n	02c L	R	341	290	18 IOPAD	
eu_iu_srlz_op_actn&0(1)							
iu_dsbl_ovrlp.reg_n.lat_0/b	cl_nc	or2n 060	E	R	340 2	90 17 cs_	nnd4n 03c
N1435			_				00 114 105
C2622/b	cs_nor2n	02c E	R	340	290		n 03c N1435
C2544/a		01c E	R	340	290		n 03c N1435 In 03c N1435
C2543/b	cs_nnd2n cs_nnd2n		R R	340 340			In 03c N1435
C2513/b BOX618/IN	IOPAD	020 E	R	339	290	17 05_11104	HI 000 141403
eu_iu_fpu_end_op	IOFAD	L	• • • • • • • • • • • • • • • • • • • •	333	230	17	
C2017/a	cs_invvn	07c L	R	339	290	17 IOPAD	
eu_iu_fpu_end_op&0	00						
BOX631/IN	IOPAD	L	F	338	290	17	du_iu_quiesced
BOX631/IN	IOPAD	L	R	338	290	17	du_iu_quiesced
BOX618/IN	IOPAD	L	F	338	290	17 .	•
eu_iu_fpu_end_op					000	47.100040	
C2017/a	cs_invvn	07c L	F	338	290	17 IOPAD	**
eu_iu_fpu_end_op&0	cs_nnd2n	.040 1		220	290	17 IOPAD	
C1987/a	cs_nnd2n	04C L			290	17 IOPAD	· · · · · · · · · · · · · · · · · · ·
du_iu_quiesced&0 C1987/a	cs nnd2n	04c · I ··	R	338	290	17 IOPAD	
du_iu_quiesced&0							
BOX694/IN	IOPAD	L	F	336	290	16	
eu_iu_srlz_op_encode(6)				*** ***			
C2658/a	cs_nnd2n	02c L	F	336	290	16 IOPAD	
eu_iu_srlz_op_encode&0(6)							
	IOPAD		_R	332	290	14	
eu_iu_misc_hold	nor0n	020.1	 D	332	200	14 IOPAD	en die en
C2310/a	cs_nor3n	USC L	<u></u>	332	290	14 IOI AD.	
eu_iu_misc_hold&0 BOX608/IN	IOPAD	L	F	326	290	12	eu_iu_mmode
BOX608/IN	IOPAD	ī.	R	326	290	12	eu_iu_mmode
C2466/a	cs_nnd2n	02c L	F	326	290	12 IOPAD	
eu_iu_mmode&0							
C2466/a	cs_nnd2n	020 1	R				
	CSIIIGEII	02C L	• • •	326	290	12 IOPAD	
eu_iu_mmode&0							
C2016/a	cs_invvn		F	326 326		12 IOPAD 12 IOPAD	
C2016/a eu_iu_mmode&0	cs_invvn	01c L	F	326	290	12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a		01c L					
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0	cs_invvn	01c L 01c L	F R	326 326	290 290	12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN	cs_invvn	01c L	F	326	290	12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iv_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9)	cs_invvn cs_invvn IOPAD	01c L 01c L L	F R R	326 326 323	290 290 290	12 IOPAD 12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a	cs_invvn	01c L 01c L L	F R	326 326	290 290 290	12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9)	cs_invvn cs_invvn IOPAD cs_nnd2n	01c L 01c L L	F R R	326 326 323	290 290 290	12 IOPAD 12 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a	cs_invvn cs_invvn IOPAD cs_nnd2n IOPAD	01c L 01c L L 02c L	F R R R	326 326 323 323 319	290 290 290 290 290	12 IOPAD 12 IOPAD 11 11 IOPAD 10	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9) BOX697/IN	cs_invvn cs_invvn IOPAD cs_nnd2n	01c L 01c L L 02c L	F R R	326 326 323 323 319	290 290 290 290	12 IOPAD 12 IOPAD 11 11 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9) BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9)	cs_invvn cs_invvn IOPAD cs_nnd2n IOPAD cs_nnd2n	01c L 01c L	F R R F F	326 326 323 323 319 319	290 290 290 290 290 290	12 IOPAD 12 IOPAD 11 11 IOPAD 10 10 IOPAD	
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9) BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9) BOX619/IN	cs_invvn cs_invvn IOPAD cs_nnd2n IOPAD cs_nnd2n IOPAD	01c L 01c L 02c L 02c L	F R R F F	326 326 323 323 319 319 310	290 290 290 290 290 290	12 IOPAD 12 IOPAD 11 11 IOPAD 10 10 IOPAD 7	eu_iu_misc_hold
C2016/a eu_iu_mmode&0 C2016/a eu_iu_mmode&0 BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9) BOX697/IN eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode(9) C2661/a eu_iu_srlz_op_encode&0(9)	cs_invvn cs_invvn IOPAD cs_nnd2n IOPAD cs_nnd2n	01c L 01c L 02c L 02c L	F R R F F	326 326 323 323 319 319	290 290 290 290 290 290	12 IOPAD 12 IOPAD 11 11 IOPAD 10 10 IOPAD	eu_iu_misc_hold

	BOX691/IN	IOPAD	L	R	302	290	4	
	eu_iu_srlz_op_encode(3)							
	C2664/a	cs_nnd2n	02c L	R	302	290	4 IOPAD	
	eu_iu_srlz_op_encode&0(3)							
	BOX691/IN	IOPAD	L	F	295	290	2	
	eu_iu_srlz_op_encode(3)							•
	C2664/a	cs_nnd2n	02c L	F	295	290	2 IOPAD	
	eu_iu_srlz_op_encode&0(3)							
	BOX661/IN	IOPAD	L	F	151	0	0 gp	otr_b_clk
	BOX661/IN	IOPAD	L	R	151	0		otr_b_clk
	BOX661/IN	IOPAD	Ε	F	151	0	0 gr	otr_b_clk
	BOX661/IN	IOPAD	Ε	R	151	0	0 g _j	ptr_b_clk
	BOX660/IN	IOPAD	L	F	151	0	0 gp	otr_a_clk
	BOX660/IN	IOPAD	L	R	151	0	0 gr	otr_a_clk
	BOX660/IN	IOPAD	E	F	151	0	0 gp	otr_a_clk
	BOX660/IN	IOPAD	E	R	151	0	0 g _l	ptr_a_clk
	BOX639/IN	IOPAD	L	F	151	0	0 gp	otr_scan_in
	BOX639/IN	IOPAD	L	R	151	0	0 gp	otr_scan_in
	BOX639/IN	IOPAD	E	F	151	0		otr_scan_in
	BOX639/IN	IOPAD	E	R	151	0		otr_scan_in
	gptr_latch/gptr_scan_in	XMOE	DEBLOCK	Α	L F	151	0 - 0 IOP	PAD
	gptr_scan_in&0							•
	gptr_latch/gptr_scan_in	XMO	DEBLOCK	Α	L R	151	0 0 IOF	PAD
	gptr_scan_in&0				-			
	gptr_latch/gptr_scan_in	XMOL	DEBLOCK	Α	E	151	0 0 IOF	PAD
tering magnifest flowing as a figure of the	gptr_scan_in&0			iger Name og sk	an and an analysis of the same	Amily States	The state of the s	
erentezan tan eran eran eran eran eran eran eran er	gptr_latch/gptr_scan_in	XMOE	DEBLOCK	Α	E R	151	0 O O	PAD
3	gptr_scan_in&0					The second secon		
A TOME A HEAT STATE	gptr_latch/gptr_b_clk	XMODE	EBLOCK	A	L F	, , 151	0 IOPA	ND the projection of
د. تعلق الشين حي بالمات	gptr_b_clk&0	VALORI	-0.004				and the state of t	
TO BUT TO THE LOCALITY OF THE PARTY OF	gptr_latch/gptr_b_clk	XMODI	EBLOCK	A I	L R	151 –	-0 0 IOPA	AD
2 4 4 4	gptr_b_clk&0	· ·VMODI	TRI OCK	Α :		454	0.100	
	gptr_latch/gptr_b_clk gptr_b_clk&0	. AMODI	EBLOCK	A . I	E F	151	0 0 IOPA	AD.
•	gptr_latch/gptr_b_clk	VMODE		۸ ۱	E D	454	0 0100	<b>A.D.</b>
	gptr_b_clk&0	VINIODE	EBLOCK A	Α Ι	E R	151	0 0 IOP/	AD .
	gptr_latch/gptr_a_clk	VMODE	EBLOCK A	۸ ۱	L F	151	0 0 IOPA	D.
	gptr_a_clk&0			Α Ι	L F	151	0 0 IOPA	ND .
	gptr_latch/gptr_a_clk	XMODE	BLOCK A	Δ Ι	I D	151	0 0100	ND.
	gptr_a_clk&0	XIVIODE		A I	L H	151	0 0 IOPA	<b>3</b> D
	gptr_latch/gptr_a_clk	XMODE	BLOCK A	Δ Ι	E F	151	0 0 IOPA	ND.
	gptr_a_clk&0	AMODE	_DLOOK /	<b>'</b>	<u> </u>	101	0 01017	ND .
	gptr_latch/gptr_a_clk	XMODE	BLOCK A	A I	E R	151	0 0 IOPA	AD.
	gptr_a_clk&0	7111.000	-DLOOK /	•	_ ''	131	0 01017	AD
	C2890rwr/a	cs_invvv	10c L	F	30	30	-1 cs_nnd2v	13a N2005
	C2339/a	cs nnd2v	13c E	F	30	30	-1 cs_nnd2v	
	dcd_succ_disable_scan.reg_n		cl_invvn					_invvn 07c
	N2060			J. U	'		00 100	
	dcd_succ_disable_scan.reg_n	.iat 1/a	cl_invvn	07d	I E	= 30	30 -1 cs	_invvn 07c
	N2060			J. W	- '	50	100	
	C2909/b	cs_nnd2x	14e L	F	29	30	-2 cs_invvv 13	3c N2012
	C2101/a	cs_nnd2n		F	29	30	-2 cs_invvn 0	
	C2113/a	cs_nnd2n		F	29	30	-3 cs_invvn 0	
	C2113/a	cs_nnd2n		F	29	30	-3 cs_invvn 0	
	C2101/a	cs_nnd2n		F	29	30	-3 cs_invvn 0	
							-	

	C2409/b	cs_nnd2n	04c E	F	29	30	-3 cs_invvn 07c N1707	
	C2212/b	cs_nnd2n		F	29	30	-3 cs_invvn 07c N139	
	blk_dcd.reg_n.lat_3/a1			L	F		30 -4 cs_invvv 13b N111	9
	blk_dcd.reg_n.lat_3/a1		21n 07c	E	F	29	30 -4 cs_invvv 13b N111	
	C2509/b	cs_nor2n		F	29	30	-4 cs_invvv 13b N1119	
	C2509/b	cs_nor2n	02c E	F	29	30	-4 cs_invvv 13b N1119	
	C2338/a	cs_nnd2x	14c L	F	29	30	-4 cs_invvv 13b N1119	
	C2338/a	cs_nnd2x	14c E	F	29	30	-4 cs_invvv 13b N1119	
	C2889/b	cs_oa21n	10e L	R	29	30	-4 cs_invvv 10c N2000	
	C2890rwr/a	cs_invvv	10c E	F	29	30	-5 cs_nnd2v 13c N2005	
	C2889/b	cs_oa21n	10e E	R	28	30	-5 cs_invvv 10c N2000	
	C2284/b	cs_nnd3n	02c L	F	28	30	-6 cs_invvn 07c N1693	
	C2909/b	cs_nnd2x		F	28	30	-6 cs_invvv 13c N2012	
	C2187/b	cs_nnd2v	13c E	F	28	30	-6 cs_invvv 14c N29	
	C2744/a	cs_invvn	13c L	F	27	30	-9 cs_nnd2x 14b N675	
	C2744/a	cs_invvn	13c E	F	27	30	-9 cs_nnd2x 14b N675	
	C2743/b	cs_nnd2n		F	27	30	-9 cs_nnd2x 14b N675	
	C2743/b	cs_nnd2n		F	27	30	-9 cs_nnd2x 14b N675	
	C2742/b	cs_nnd2n		F	27	30	-9 cs_nnd2x 14b N675	
		.cs_nnd2n		F	27	30	-9 cs_nnd2x 14b N675	
•		cs_invvv		F	27	30	-9 cs_nnd2x 14b N675	
		cs_invvv		F	27	30	-9 cs_nnd2x 14b N675	
	C2269/b	cs_nnd3n	02c L	F	27	.30	-9 cs_invvn 07c N1688	* •
		cs_nnd3n			27	30	-9 cs_invvn 07c N1686	a de la companyamente de l
· · · · · · · · · · · · · · · · · · ·	C2321/b	cs_nnd3n		E		· 30	-9 cs_invvn 07c N1702	The second second second
* 15 Maria	C2321/b	cs_nnd3n	02cE	F.	27	30	-9 cs_invvn 07c N1702	· · · · · · · · · · · · · · · · · · ·
		cs_nnd3n		F	27		-9 cs_invvn 07c N1693	
	C2269/b	cs_nnd3n			27	30	-9 cs_invvn 07c N1688	
	C2257/b	cs_nnd3n	02c E	F_	27	30	-9 cs_invvn 07c N1686	
* ** ******* * * * * * * * * * * * * *	spare.reg_n.lat_0/a	cl_invv	n 07d L	<u>F</u>	_ 27	7 30	0 -11 cs_invvn 07c N2064	
* * * * * * * * * * * * * * * * * * * *		cl_invv						A CONTRACTOR OF THE PARTY OF TH
	C2897/b	cs_ao12n	0/c L	<u>۲</u>	26	30	-12 cs_invvn 07c N2007	a seria sifuesa. Da
	C2897/b	cs_ao12n		F	26	_ 30	-12 cs_invvn 07c N2007	
	dcd_succ_disable_scan.reg_n N2062	.lat_2/a	cl_invvn	05d	L	F	26 30 -13 cs_invvn 07c	
	dcd_succ_disable_scan.reg_n	.lat_2/a	cl_invvn	05d	E	F	26 30 -13 cs_invvn 07c	
	N2062			-				-
	C2709rwr/a		/ 10e L	F	26			
	C2709rwr/a		10e E			30		
	C2297/b	cs_nnd2n		F	25	30	-17 cs_invvn 07c N1683	
	C2297/b	cs_nnd2n		F	25	30		
	C2723rwr/a		n 05c L	F	24		<del>-</del>	
	C2723rwr/a	cs_nnd3		F			<del></del>	
	FANINV/a	cs_invvn		F	22	30	-28 cs_invvv 19b N1587 -28 cs_invvv 19b N1587	
	FANINV/a	cs_invvn		F	22	30	<u> </u>	
	C2487/a	cs_nnd2x		F	22	30	-28 cs_invvv 19b N1587 -28 cs_invvv 19b N1587	
	C2487/a	cs_nnd2x		F	22	30	<del>-</del>	
	C2406/b2	cs_ao22r		F	22		<del>-</del>	
	C2406/b2	cs_ao22r		F	22		<del></del>	
	C2217/a	cs_nnd2n		F	22	30	<del>-</del>	
	C2217/a	cs_nnd2n		F.	22 19	30 30	-28 cs_invvn 06c N1615 -37 cs_invvv 10c N2000	
	C2889/b	cs_oa21n		F F	19	30	<del>-</del>	
	C2889/b	cs_oa21n	10e E	Г	19	30	-30 03_111000 100 142000	

^{**********} Worst Slew per Phase ***********

```
Early
Phase Worst Slew Pin
C3+
             60 slow_mode.clockblock/c2
C3-
            60 slow_mode.clockblock/clkg
             3609 C2013/v
C3+R
     Late
Phase Worst Slew Pin
C3+
             60 slow mode.clockblock/c2
C3-
            60 slow_mode.clockblock/clkg
C3+R
            3609 C2013/y
****** SINKLESS -
                       Output pin not feeding into any other pins
Pin
                            Cell+Power
<>< No SINKLESS Pins >>>>
******* SOURCELESS -
                              Input pin not fed by any other pins
                            Cell+Power
Pin
 <>< No SOURCELESS Pins >>>>
                   المناطق المراجع في المناطق المن
المناطقة ال
        PATHLESS - Input pin without sink and Output pin without source
    Cell+Power
aptr latch/aptr a clk
                                   cb mode block
aptr latch/aptr b clk
                         cb mode block
gptr_latch/gptr_scan_in
                                    cb mode block
                                           cb_clk_32_1
slow_mode.clockblock/scan_enable
                                          cb clk 32 1
slow_mode.clockblock/clkl_mode7
                                            cb_clk_32_1
slow_mode.clockblock_1/scan_enable
slow_mode.clockblock_1/clkl_mode7
                                            cb_clk_32_1
slow_mode.clockblock_2/scan_enable
                                            cb_clk_32_1
slow_mode.clockblock_2/clkl_mode7
                                            cb_clk_32_1
slow_mode.clockblock_3/scan_enable
                                            cb_clk_32_1
                                            cb_clk_32_1
slow_mode.clockblock_3/clkl_mode7
slow_mode.clockblock_4/scan_enable
                                            cb_clk_32_1
slow_mode.clockblock 4/clkl mode7
                                            cb_clk_32_1
slow mode.clockblock 5/scan enable
                                            cb clk 32 1
slow mode.clockblock 5/clkl mode7
                                            cb clk 32 1
slow_mode.reg_n.lat_0/clka
                                       cl_invvn07d
slow_mode.reg_n.lat_0/scan in
                                         cl invvn07d
ru ra blk.rea n.lat 0/clka
                                    cl invvn07d
ru_rq_blk.reg_n.lat_0/scan_in
                                       cl_invvn07d
iu rst fst.reg n.lat 0/clka
                                    cl invvn07c
iu_rst_fst.reg_n.lat_0/scan_in
                                      cl_invvn07c
iu_restart.reg_n.lat_0/clka
                                    cl nnd2n07c
iu_restart.reg_n.lat_0/scan_in
                                      cl_nnd2n07c
ia_to_if.reg_n.lat_0/clka
                                   cl_invvn07c
ia_to_if.reg_n.lat_0/scan in
                                     cl_invvn07c
frc_mmode.reg_n.lat_0/clka
                                       cl nnd2n07c
frc_mmode.reg_n.lat_0/scan_in
                                         cl nnd2n07c
local milli.reg n.lat 0/clka
                                    cl invvn07c
```

local milli.reg_n.lat_0/scan_in ia_to_if_t1.reg_n.lat_0/clka ia_to_if_t1.reg_n.lat_0/scan_in mia_to_if.reg_n.lat_0/clka mia to_if.reg_n.lat_0/scan_in slow mode t1.reg_n.lat_0/clka slow mode t1.reg n.lat_0/scan_in ig empty_dly.reg_n.lat_0/clka ig empty dly.reg_n.lat_0/scan_in slow_mode_t2.reg_n.lat_0/clka slow mode_t2.reg_n.lat_0/scan_in s390_updt_blk.reg_n.lat_0/clka s390_updt_blk.reg_n.lat_0/scan_in srlz_nomatch.reg_n.lat_0/clka srlz_nomatch.reg_n.lat_0/scan_in bce_hold_aa.reg_n.lat_0/clka bce_hold_aa.reg_n.lat_0/scan_in srlz actn.reg n.lat_0/clka srlz_actn.reg_n.lat_0/scan_in srlz_actn.reg_n.lat_1/clka srlz_actn.reg_n.lat_1/scan_in op_44_dcd.reg_n.lat_0/clka op_44_dcd.reg_n.lat_0/scan_in op cmp_tr.reg_n.lat_0/clka op_cmp_tr.reg_n.lat_0/scan_in num_dcd.reg_n.lat_0/clka num dcd.reg_n.lat_0/scan_in num_dcd.reg_n.lat_1/clka num_dcd.reg_n.lat_1/scan_in mia_to_if_t1.reg_n.lat_0/clka mia to if t1.reg_n.lat_0/scan_in eu op encode.reg_n.lat_0/clka eu op encode.reg n.lat_0/scan_in eu op_encode.reg_n.lat_1/clka eu_op_encode.reg_n.lat_1/scan_in eu op encode.reg_n.lat_2/clka eu op_encode.reg_n.lat_2/scan_in eu op encode.reg_n.lat_3/clka eu_op_encode.reg_n.lat_3/scan_in eu_op_encode.reg_n.lat_4/clka eu_op_encode.reg_n.lat_4/scan_in eu_op_encode.reg_n.lat_5/clka eu op_encode.reg_n.lat_5/scan_in eu op encode.reg_n.lat_6/clka eu_op_encode.reg_n.lat_6/scan_in eu op_encode.reg_n.lat_7/clka eu op encode.reg_n.lat_7/scan_in eu_op_encode.reg_n.lat_8/clka eu op_encode.reg_n.lat_8/scan_in eu_op_encode.reg_n.lat_9/clka eu_op_encode.reg_n.lat_9/scan_in eu op encode.reg_n.lat_10/clka eu op encode.reg n.lat 10/scan_in eu op encode.reg_n.lat_11/clka eu op encode.reg n.lat_11/scan_in

cl_invvn07c cl_invvn07c cl invvn07c cl_invvn07c cl invvn07c cl_invvn07c cl_invvn07c cl_invvn05c cl invvn05c cl invvn07d cl invvn07d cl nnd2n07c cl nnd2n07c cl_nnd2n07c cl_nnd2n07c cl invvn07d cl_invvn07d cl_invvn07d cl inyvn07d cl_invvn07d cl invvn07d cl ao22n07c cl_ao22n07c cl nnd2n07c cl nnd2n07c cl_ao22n07c cl_ao22n07c cl ao22n07c cl ao22n07c cl_invvn07c -cl_invvn07c... cl_invvn06d cl invvn06d cl invvn06d cl_invvn06d cl invvn06d cl invvn06d cl invvn06d cl_invvn06d cl_invvn06d cl invvn06d cl_invvn06d cl invvn06d cl_invvn06d cl invvn06d cl invvn06d cl_invvn06d cl_invvn06d cl invvn06d cl_invvn07d cl invvn07d cl_invvn06d cl_invvn06d cl_invvn06d

cl invvn06d

```
frc_blk_1cyc.reg_n.lat_0/clka
                                   cl_nnd2n07c
frc_blk_1cyc.reg_n.lat_0/scan_in
                                     cl_nnd2n07c
local_milli_t1.reg_n.lat_0/clka
                                  cl_invvn07c
local_milli_t1.reg_n.lat_0/scan_in
                                    cl invvn07c
local_milli_t2.reg_n.lat_0/clka
                                  cl invvn07c
local milli t2.reg n.lat 0/scan in
                                    cl invvn07c
bht_block.reg_n.lat_0/clka
                                  cl_invvn07d
bht_block.reg n.lat 0/scan_in
                                    cl_invvn07d
srlz_blk.reg_n.lat_0/clka
                                 cl_nnd2n07c
srlz_blk.reg_n.lat_0/scan_in
                                   cl_nnd2n07c
exc cond.reg n.lat 0/clka
                                   cl invvn07d
exc_cond.reg_n.lat_0/scan_in
                                    cl_invvn07d
slow_mode_dly.reg_n.lat_0/clka
                                     cl_invvn07d
slow mode dly.reg n.lat 0/scan in
                                       cl invvn07d
dcd_succ_disable_scan.reg_n.lat_0/clka
                                        cl invvn07d
dcd_succ_disable_scan.reg_n.lat_0/scan_in_cl_invvn07d
dcd succ disable scan.reg n.lat 1/clka
                                        cl invvn07d
dcd_succ_disable_scan.reg_n.lat_1/scan_in_cl_invvn07d
dcd_succ_disable_scan.reg_n.lat_2/clka
                                       cl invvn05d
dcd_succ_disable_scan.reg_n.lat_2/scan_in_cl_invvn05d
drain_blk.reg_n.lat_0/clka
                                  cl_nnd2n07c
drain_blk.reg_n.lat_0/scan_in
                                   cl_nnd2n07c
dcd_ilc.req_n.lat_0/clka
                                 cl_nnd2n07c
dcd_ilc.reg_n.lat_0/scan_in-
                             dcd_ilc.reg_n.lat_1/clka cl_nnd3n07c
dcd_ilc.reg_n.lat_1/scan_in
                                  cl nnd3n07c
slow_mode_blk.reg_n.lat_0/clka
                                     cl nnd2n07c
slow_mode_blk.reg_n.lat_0/scan_in cl_nnd2n07c
op cmp 44.reg n.lat 0/clka
                              cl invvn07d
op cmp 44.reg n.lat 0/scan in
                                      cl invvn07d
                                    cl_nnd2n07c
op cmp dsbl.reg n.lat 0/clka
op cmp dsbl.reg n.lat 0/scan in
                                      cl nnd2n07c
eu_frc_milli.reg_n.lat_0/clka
                                  cl invvn07d
eu_frc_milli.reg_n.lat_0/scan_in
                                    cl_invvn07d
bcr store stat.reg n.lat 0/clka
                                    cl ao22n07c
bcr_store_stat.reg_n.lat_0/scan_in
                                     cl_ao22n07c
exc_info.reg_n.lat_0/clka
                                  cl_ao22n07c
exc_info.reg_n.lat_0/scan_in
                                   cl_ao22n07c
exc_info.reg_n.lat_1/clka
                                  cl ao22n07c
exc_info.reg_n.lat_1/scan_in
                                   cl ao22n07c
exc info.reg n.lat 2/clka
                                  cl ao22n07c
exc_info.reg_n.lat_2/scan_in
                                   cl_ao22n07c
exc_info.reg_n.lat_3/clka
                                  cl ao22n07c
exc info.reg n.lat 3/scan in
                                   cl ao22n07c
spare.reg_n.lat_0/clka
                                 cl_invvn07d
spare.reg_n.lat_0/scan_in
                                   cl invvn07d
mcset e1.reg n.lat 0/clka
                                   cl invvn07c
mcset_e1.reg_n.lat_0/scan_in
                                     cl invvn07c
eu_iu_spare.reg_n.lat_0/clka
                                    cl invvn07d
eu_iu_spare.reg_n.lat_0/scan_in
                                     cl invvn07d
dsbl_ovrlp_blk.reg_n.lat_0/clka
                                    cl_nnd2n07c
dsbl_ovrlp_blk.reg_n.lat_0/scan_in
                                      cl_nnd2n07c
                                  cl_invvn07d
inst_fetch.reg_n.lat_0/clka
                                   cl invvn07d
inst_fetch.req_n.lat_0/scan_in
iu_dsbl_ovrlp.reg_n.lat_0/clka
                                   cl nor2n06c
```

iu_dsbl_ovrlp.reg_n.lat_0/scan_in cl nor2n06c ex_in_prog.reg_n.lat_0/clka cl_nnd2n07c cl_nnd2n07c ex in_prog.reg_n.lat_0/scan_in cl_invvn06d blk_dcd.reg_n.lat_0/clka cl invvn06d blk_dcd.reg_n.lat_0/scan_in cl invvn06d blk_dcd.reg_n.lat_1/clka cl_invvn06d blk dcd.reg n.lat 1/scan_in blk dcd.reg_n.lat_2/clka cl invvn06d blk dcd.req_n.lat_2/scan_in cl invvn06d cl_ao21n07c blk_dcd.reg_n.lat_3/clka cl ao21n07c blk dcd.reg_n.lat_3/scan_in cl_invvn07c dcd succ dly.reg_n.lat_0/clka dcd_succ_dly.reg_n.lat_0/scan_in cl_invvn07c exec_recov.reg_n.lat_0/clka cl nnd2n07c cl_nnd2n07c exec recov.reg_n.lat_0/scan_in ru_updt_dly.reg_n.lat_0/clka cl_invvn07d cl_invvn07d ru updt_dly.reg_n.lat_0/scan_in cl_invvn07c iu rst_fst_t1.reg_n.lat_0/clka cl_invvn07c iu_rst_fst_t1.reg_n.lat_0/scan_in cl_invvn07d inst_store.reg_n.lat_0/clka cl_invvn07d inst store.reg n.lat 0/scan_in cl invvn07d eu dsbl_aftr.reg_n.lat_0/clka cl invvn07d eu_dsbl_aftr.reg_n.lat_0/scan_indcdsuc err.reg_n.lat_0/clka cl_nnd2n07c dcdsuc_err.reg_n.lat_0/scan_in ⁻cl _nnd2n07c dcd_cyl_cnt.reg_n.lat_0/clka cl nnd2n07c dcd_cyl_cnt.reg_n.lat_0/scan_in cl_nnd2n07c dcd_cyl_cnt.reg_n.lat_1/clkacl_nnd3n07c dcd_cyl_cnt.reg_n.lat_1/scan_in cl nnd3n07c cl_nnd2n07c blk_mcend.reg_n.lat_0/clka blk_mcend.req_n.lat_0/scan_in cl_nnd2n07c cl_invvn06c op 44 info.reg_n.lat_0/clka cl_invvn06c op 44 info.reg n.lat_0/scan_in op_44_info.reg_n.lat_1/clka cl invvn06c cl_invvn06c op 44_info.reg_n.lat_1/scan_in cl invvn07d rcvrv reset.reg_n.lat_0/clka rcvry_reset.reg_n.lat_0/scan_in cl_invvn07d cl oa21n07c br_wrongs.reg_n.lat_0/clka cl_oa21n07c br wrongs.reg_n.lat_0/scan_in cl_invvn07d rstrt_reset.reg_n.lat_0/clka cl invvn07d rstrt_reset.reg_n.lat_0/scan_in cl_nnd2n07c br_dcd_pend.reg_n.lat_0/clka br_dcd_pend.reg_n.lat_0/scan_in cl_nnd2n07c

******* Timing Checks Not Performed *

## <<< none >>>

## ******* SUMMARY *********

Total Number of CAP violations :: 69
Total Number of Early SLEW violations :: 79
Total Number of Late SLEW violations :: 159
Total Number of Sourceless Pins :: 0
Total Number of Sinkless Pins :: 0
Total Number of Pathless Pins :: 181
Total Number of Timing checks not performed :: 0

## **Timing Correction Accounting Results**

Transform - repower

Tested: 4048, Applied: 123, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0822, Max: 140.6079, Avg: 14.9094 % -> Min: 0.0247, Max: 1204.4907, Avg: 26.2961 (Crit) % -> Min: 0.0044, Max: 6.1281, Avg: 0.7524

Area Cost -> Min: -4.0000, Max: 11.0000, Avg: 0.6098 % -> Min: -0.0859, Max: 0.2388, Avg: 0.0133

**Total Averages** 

Run Time:

0.0000

Slack Gain: 1833.8529

Area Cost: 75.0000

Transform - clone

Tested: 57, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - fantom

Tested: 39, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - faniny

Tested: 39, Applied: 1, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 12.0017, Max: 12.0017, Avg: 12.0017 % -> Min: 0.6101, Max: 0.6101, Avg: 0.6101 (Crit) % -> Min: 0.6101, Max: 0.6101, Avg: 0.6101

Area Cost -> Min: 2.0000, Max: 2.0000, Avg: 2.0000 % -> Min: 0.0434, Max: 0.0434, Avg: 0.0434

**Total Averages** Run Time: 0.0000 Slack Gain: 12.0017 Area Cost: 2.0000 Transform - onebuff Tested: 2467, Applied: 0, Corrected: 0 Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 **Total Averages** Run Time: 0.0000 Transform - dinv Tested: 2454, Applied: 22, Corrected: 0 Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 Slack Gain -> Min: 0.0500, Max: 2042.1168, Avg: 164.9743 % -> Min: 0.0074, Max: 95.4595, Avg: 26.1605 (Crit) % -> Min: 0.0026, Max: 91.0505, Avg: 7.5052 Area Cost -> Min: -17.0000, Max: 0.0000, Avg: -3.8182 % -> Min: -0.3668, Max: 0.0000, Avg: -0.0836 Total Averages Run Time: 0.0000 Slack Gain: 3629.4342 Area Cost: -84.0000 Transform - tpushb Tested: 6, Applied: 0, Corrected: 0 Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 **Total Averages** 0.0000 Run Time: Transform - tpushl

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Total Averages

Run Time: 0.0000

Transform - tpushr

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - tbmove

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - tswap

Tested: 836, Applied: 59, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0001, Max: 20.6266, Avg: 4.2551 % -> Min: 0.0000, Max: 2.9882, Avg: 0.7086 (Crit) % -> Min: 0.0000, Max: 1.2355, Avg: 0.2272

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Slack Gain: 251.0519

Area Cost:

0.0000

Transform - tsteal

Tested: 12, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - tcte

Tested: 364, Applied: 4, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 13.5331, Max: 39.8060, Avg: 30.0562 % -> Min: 3.4911, Max: 33.9806, Avg: 14.4824 (Crit) % -> Min: 0.6789, Max: 1.9969, Avg: 1.5078

Area Cost -> Min: -2.0000, Max: -2.0000, Avg: -2.0000 % -> Min: -0.0442, Max: -0.0441, Avg: -0.0442

**Total Averages** 

Run Time:

0.0000

Slack Gain:

120.2248

Area Cost:

-8.0000

Transform - texpand

Tested: 1428, Applied: 1, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 1.0000, Max: 1.0000, Avg: 1.0000 % -> Min: 0.0667, Max: 0.0667, Avg: 0.0667 (Crit) % -> Min: 0.0506, Max: 0.0506, Avg: 0.0506

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

Slack Gain:

Area Cost:

Transform - trecover

Tested: 683, Applied: 3, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 5.3128, Max: 20.5709, Avg: 12.3908 % -> Min: 0.6576, Max: 1.9107, Avg: 1.3506 (Crit) % -> Min: 0.2701, Max: 1.0457, Avg: 0.6299

Area Cost -> Min: -1.0000, Max: 4.0000, Avg: 1.3333 % -> Min: -0.0217, Max: 0.0870, Avg: 0.0290

**Total Averages** 

Run Time:

0.0000

Slack Gain:

37.1723

Area Cost:

4.0000

Transform - texpao

Tested: 12, Applied: 0, Corrected: 0

**Total Averages** 

Run Time:

0.0000

Transform - tmerge

Tested: 353, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - tncube

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Transform - tdual_correct

Tested: 702, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Total Averages

Run Time:

0.0000

Transform - speedreg

Tested: 598, Applied: 28, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0005, Max: 4.8468, Avg: 0.8625 % -> Min: 0.0001, Max: 1.9721, Avg: 0.2321 (Crit) % -> Min: 0.0000, Max: 0.2479, Avg: 0.0441

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**Total Averages** 

Run Time:

0.0000

Slack Gain:

24.1497

Area Cost:

0.0000

Transform - absrbreg

Tested: 598, Applied: 0, Corrected: 0

Total Averages.

Run Time:

0.0000

Information By Driver

Transform - repower

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 494, Applied: 31, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.5562, Max: 140.6079, Avg: 12.6121 % -> Min: 0.0247, Max: 6.1281, Avg: 0.5969 (Crit) % -> Min: 0.0247, Max: 6.1281, Avg: 0.5919

Area Cost -> Min: -4.0000, Max: 11.0000, Avg: 2.5484 % -> Min: -0.0859, Max: 0.2388, Avg: 0.0554

NonCritical

Tested: 3554, Applied: 92, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0822, Max: 66.5485, Avg: 15.6834 % -> Min: 0.0265, Max: 1204.4907, Avg: 34.9557 (Crit) % -> Min: 0.0044, Max: 3.4038, Avg: 0.8065

Area Cost -> Min: -4.0000, Max: 0.0000, Avg: -0.0435 % -> Min: -0.0859, Max: 0.0000, Avg: -0.0009

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - clone

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 57, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - fantom

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 39, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - faniny

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 39, Applied: 1, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 12.0017, Max: 12.0017, Avg: 12.0017 % -> Min: 0.6101, Max: 0.6101, Avg: 0.6101 (Crit) % -> Min: 0.6101, Max: 0.6101, Avg: 0.6101

Area Cost -> Min: 2.0000, Max: 2.0000, Avg: 2.0000 % -> Min: 0.0434, Max: 0.0434, Avg: 0.0434

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - onebuff

Quick

Tested: 1266, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Critical

Tested: 12, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 1189, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - dinv

Quick

Tested: 1256, Applied: 15, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 50.2148, Max: 2042.1168, Avg: 241.9390 % -> Min: 2.3647, Max: 95.4595, Avg: 38.3639 (Crit) % -> Min: 2.2389, Max: 91.0505, Avg: 11.0064

Area Cost -> Min: -17.0000, Max: 0.0000, Avg: -4.2667 % -> Min: -0.3668, Max: 0.0000, Avg: -0.0939

Critical

Tested: 12, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

NonCritical.

Tested: 1186, Applied: 7, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0500, Max: 0.0500, Avg: 0.0500 % -> Min: 0.0074, Max: 0.0156, Avg: 0.0103 (Crit) % -> Min: 0.0026, Max: 0.0026, Avg: 0.0026

Area Cost -> Min: -4.0000, Max: -2.0000, Avg: -2.8571 % -> Min: -0.0862, Max: -0.0430, Avg: -0.0615

Correct

Tested: 0, Applied: 0, Corrected: 0

_____

Transform - tpushb

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

NonCritical

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tpushl

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tpushr

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

NonCritical

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tbmove

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tswap

Quick

Tested: 737, Applied: 52, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0001, Max: 20.6266, Avg: 3.9889 % -> Min: 0.0000, Max: 2.9882, Avg: 0.7845

(Crit) % -> Min: 0.0000, Max: 1.2355, Avg: 0.2213

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Critical

Tested: 99, Applied: 7, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.3071, Max: 14.5166, Avg: 6.2324 % -> Min: 0.0000, Max: 0.6232, Avg: 0.1450 (Crit) % -> Min: 0.0134, Max: 0.6232, Avg: 0.2706

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tsteal

Quick .....

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 12, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tcte

Quick

Tested: 358, Applied: 4, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 13.5331, Max: 39.8060, Avg: 30.0562 % -> Min: 3.4911, Max: 33.9806, Avg: 14.4824 (Crit) % -> Min: 0.6789, Max: 1.9969, Avg: 1.5078

Area Cost -> Min: -2.0000, Max: -2.0000, Avg: -2.0000 % -> Min: -0.0442, Max: -0.0441, Avg: -0.0442

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - texpand

Quick

Tested: 1410, Applied: 1, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 1.0000, Max: 1.0000, Avg: 1.0000 % -> Min: 0.0667, Max: 0.0667, Avg: 0.0667 (Crit) % -> Min: 0.0506, Max: 0.0506, Avg: 0.0506

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Critical

Tested: 18, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

NonCritical ___

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - trecover

Quick

Tested: 683, Applied: 3, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 5.3128, Max: 20.5709, Avg: 12.3908 % -> Min: 0.6576, Max: 1.9107, Avg: 1.3506 (Crit) % -> Min: 0.2701, Max: 1.0457, Avg: 0.6299

Area Cost -> Min: -1.0000, Max: 4.0000, Avg: 1.3333 % -> Min: -0.0217, Max: 0.0870, Avg: 0.0290

Critical

Tested: 0, Applied: 0, Corrected: 0

NonCritical

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - texpao

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 12, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tmerge

Quick

Tested: 353, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Critical

Tested: 0, Applied: 0, Corrected: 0

NonCritical -----

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tncube

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - tdual_correct

Quick

Tested: 702, Applied: 0, Corrected: 0

Critical

Tested: 0, Applied: 0, Corrected: 0

**NonCritical** 

Tested: 0, Applied: 0, Corrected: 0

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - speedreg

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

NonCritical

Tested: 592, Applied: 28, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Slack Gain -> Min: 0.0005, Max: 4.8468, Avg: 0.8625 % -> Min: 0.0001, Max: 1.9721, Avg: 0.2321 (Crit) % -> Min: 0.0000, Max: 0.2479, Avg: 0.0441

Area Cost -> Min: 0.0000, Max: 0.0000, Avg: 0.0000 % -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Correct

Tested: 0, Applied: 0, Corrected: 0

Transform - absrbreg

Quick

Tested: 0, Applied: 0, Corrected: 0

Critical

Tested: 6, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

**NonCritical** 

Tested: 592, Applied: 0, Corrected: 0

Run Time -> Min: 0.0000, Max: 0.0000, Avg: 0.0000

Correct

Tested: 0, Applied: 0, Corrected: 0

> write_end_point_report -points 2 [ET-0018]: >Begin...New EndPoint Report

for file /tmp/end_point_report..92476. [ET-0019]: <End.....New Endpoint Report.

Sun Apr 18 22:09:41 1999 Part: IDCDSUC **EDA EinsTimer EndPoint Report** Mode: Late Mode / Nominal Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Max. Slack: 1.13427E+38 Min. Slack: -1.13427E+38 Max. Endpoints: 2 Sort Field: Slack Abbreviation Comparison/Description Cause of Slack Slack due to a point downstream on path SlkCont Slack Continuation ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) RAT Required Arrival Time ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL Asserted Required Arrival Time AssrtRAT ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ClkGSet **Clock Gating Setup** ARRIVAL TIME + ADJUST ) ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK CIkGHId Clock Gating Hold ARRIVAL TIME + ADJUST ) ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK **CIKTPW** Clock Tree Pulse Width TRAILING EDGE) ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup Setup ADJUST) ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + Hold Hold ADJUST) ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + **EndOfC** EndOfCycle · ADJUST) ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK **CIkPW** ClockPulseWidth TRAILING EDGE) ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ClockSeparation ClkSep ARRIVAL TIME + ADJUST ) ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM **ALTest** Loop CLOCK + ADJUST ) Slack discontinuity due to failed test **ATLimit** Arrival Time Limiting Delay/ Failed Test/ LimitedAT/ Num/ P Func T.Adj E Phase AT Slack Slew CL FO Cell Test PinName NetName 2668 -1669 3294 1011 1 PO 0 R C3+R 1 dcd_succ_last_t1 dcd_succ_last_t1 999 RAT 2668 -1669 3294 1011 1 IOPAD **IOPAD** R C3+R ----> BOX714/OUT 0 dcd succ last_t1 2668 -1669 3294 1011 1 IOPAD **IOPAD** RC3+R ---> BOX714/IN 0 dcd_succ_last_t1&0 3294 1011 1 cs_invvv 01c NOT 2668 -1669 R C3+R ----> C167/v 0 dcd_succ_last_t1&0

FC3+R

FC3+R

R C3+R

----> C167/a 1594 N675

---->{a} C2738/y

----> C2738/a 19 last_cycle

0 N675

1075 -1669

1075 -1669

1056 -1669

27

27 139 4 cs_invvv 01c NOT

139 4 cs_nnd2x 14b NAND

33 114 1 cs_nnd2x 14b NAND

```
---->{b} C2487/v
                                        1056 -1669
                               RC3+R
                                                      33 114 1 cs_nnd2x 14e NAND
0 last_cycle
----> C2487/a
                              FC3+R
                                        1035 -1669
                                                     22 145 3 cs_nnd2x 14e NAND
21 N1587
----> C1952/y
                              FC3+R
                                        1035 -1669
                                                     22 145 3 cs_invvv 19b NOT
                                                                                   0
N1587
----> C1952/a
                              RC3+R
                                        1024 -1669
                                                     80
                                                        319 1 cs invvv 19b NOT
11 num_dcd_cyl&0(1)
----> BOX679/OUT
                                 RC3+R
                                                        80 319 1 IOPAD
                                           1024 -1669
                                                                            IOPAD
0 num_dcd_cyl&0(1)
----> BOX679/IN
                                RC3+R
                                         1024 -1669
                                                      80 319 1 IOPAD
                                                                          IOPAD
                                                                                   0
num_dcd_cyl(1)
----> num_dcd_cyl(1)
                                 RC3+R
                                          1024 -1669
                                                        80 319 1 PI
                                                                               0
num_dcd_cyl(1)
   2 iu_reset_op_c_t1
                                R C3+R
                                          2399 -1400 3318 1011 1 PO
                                                                                 0
iu_reset_op_c_t1
RAT
                                   999
----> BOX716/OUT
                                 R C3+R
                                           2399 -1400 3318 1011 1 IOPAD
                                                                          IOPAD
0 iu_reset op_c t1
----> BOX716/IN
                               RC3+R
                                         2399 -1400 3318 1044 3 IOPAD
                                                                            IOPAD
0 iu_reset_op_c_t1&0
---->{a} C2393/y
                                        2399 -1400 3318 1044 3 cs_nnd2v 02c NAND
                               R C3+R
0 iu reset op c t1&0
----> C2393/a
                              FC3+R
                                        536 -1400 100 196 6 cs_nnd2v
                                                                        02c NAND
1863 gbfonet_6
----> gbfocell_6/y
                              F.C3+R 536 -1400 100 196 6 cs_invvv
                                                                        09c NOT
0 abfonet_6
----> gbfocell_6/a
                               R C3+R
                                        472 -1400 184 44 1 cs invvv 09c NOT
64 N2031
---->{b} C2162/v
                               R C3+R 472 -1400 184 44 1 cs_nnd3v 02c NAND
0 N2031
----> C2162/a
                                        358 -1400 144 217 5 cs_nnd3v 02c NAND -- - -
                              FC3+R
114 rcvry reset a
----> rcvry_reset.reg_n.lat_0/l2_out_n
                                    FC3+R
                                              358 -1400 144 217 5 cl invvn 07d
SRL
       0 rcvry_reset_q
----> rcvry_reset.reg_n.lat_0/c2
                                  R C3+
                                          160
                                                 N/C
                                                       60 222 13 cl_invvn 07d SRL
198 slow_mode.c2_1
----> slow_mode.clockblock/c2
                                    R C3+
                                                        60 222 13 cb_clk_32_1 LCB
                                             160
                                                  N/C
0 slow mode.c2 1
```

[padnet]: Added 0 IOPADs.

Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_utils.tcl

> tiegen FOLIM(1)

> padnet

> idm::get_active_network

> idm::foreach_proto_pin po -protobox __CiType_16_30a98de8...

> idm::object_name __CiType_17_30aac34c

> idm::get_net_from_proto_pin __CiType_17_30aac34c > idm::object_name __CiType_20_3057fc90

[[]CTE::fixup_po_nets]: (I) PO net 'N36' doesn't match PO 'iu_eu_opcode_cmp' -> attempting to rename > idm::locate_net -name iu_eu_opcode_cmp -proto_box __CiTy...

> idm::set_net_name -net __CiType_20_3057fc90 -name iu_eu_...

```
> idm::object_name __CiType_17_30aac328
      > idm::get_net_from_proto_pin __CiType_17_30aac328
       > idm::object_name __CiType_20_30590568
[CTE::fixup_po_nets]: (I) PO net 'N158' doesn't match PO 'iu_rcvry_reset' -> attempting to rename
        > idm::locate_net -name iu_rcvry_reset -proto_box __CiType...
         > idm::set_net_name -net __CiType_20_30590568 -name iu_rcv...
      > idm::object_name __CiType_17_30aac304
      > idm::get_net_from_proto_pin __CiType_17_30aac304
       > idm::object_name __CiType_20_3058f6e0
      > idm::object_name __CiType_17_30aac2e0
      > idm::get_net_from_proto_pin __CiType_17_30aac2e0
> idm::object_name __CiType_20_3057f6c8
      > idm::object_name __CiType_17_30aac2bc
      > idm::get_net_from_proto_pin __CiType_17_30aac2bc
       > idm::object_name __CiType_20_3057fe48
[CTE::fixup_po_nets]: (I) PO net 'N12' doesn't match PO 'iu_milli_mode' -> attempting to rename
        > idm::locate_net -name iu_milli_mode -proto_box __CiType_...
         > idm::set_net_name -net __CiType_20_3057fe48 -name iu_mil...
      > idm::object_name __CiType_17_30aac298
      > idm::get_net_from_proto_pin __CiType_17_30aac298
       > idm::object_name __CiType_20_3059af68
      > idm::object_name __CiType_17_30a4bda8
      > idm::get_net_from_proto_pin __CiType_17_30a4bda8
> idm::object_name __CiType_20_3059ae78
[CTE::fixup_po_nets]: (I) PO net 'N2086' doesn't match PO 'dcd_succ_last' -> attempting to rename
        > idm::locate_net -name dcd_succ_last -proto_box ___CiType_...
         > idm::set_net_name -net __CiType_20_3059ae78 -name dcd_su...
     > idm::object_name __CiType_17_30a4bd84
      > idm::get_net_from_proto_pin __CiType_17_30a4bd84

> idm::object_name __CiType_20_3057fd58
[CTE::fixup_po_nets]: (I) PO net 'N26' doesn't match PO 'iu_eu_op_nomatch' -> attempting to rename
        > idm::locate_net -name iu_eu_op_nomatch -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057fd58 -name iu_eu_...
      > idm::object_name __CiType_17_30a4bd60
      > idm::get_net_from_proto_pin __CiType_17_30a4bd60
> idm::object_name __CiType_20_30568e50
      > idm::object_name __CiType_17_30a4bd3c
      > idm::get_net_from_proto_pin __CiType_17_30a4bd3c
       > idm::object_name __CiType_20_3057fcb8
[CTE::fixup_po_nets]: (I) PO net 'N34' doesn't match PO 'id_xcute_targ' -> attempting to rename
         > idm::locate_net -name id_xcute_targ -proto_box __CiType_...
          > idm::set_net_name -net __CiType_20_3057fcb8 -name id_xcu...
      > idm::object_name __CiType_17_30a4bd18
      > idm::get_net_from_proto_pin __CiType_17_30a4bd18
        > idm::object_name __CiType_20_3057fdf8
[CTE::fixup_po_nets]: (I) PO net 'N14' doesn't match PO 'xc_frc_ia_to_if_t1' -> attempting to rename
         > idm::locate_net -name xc_frc_ia_to_if_t1 -proto_box __Ci...
          > idm::set_net_name -net __CiType_20_3057fdf8 -name xc_frc...
      > idm::object_name __CiType_17_30a4bcf4
      > idm::get_net_from_proto_pin __CiType_17_30a4bcf4
        > idm::object_name __CiType_20_3057f6a0
[CTE::fixup_po_nets]: (I) PO net 'N2097' doesn't match PO 'dcd_success_tr' -> attempting to rename
         > idm::locate_net -name dcd_success_tr -proto_box __CiType...
          > idm::set_net_name -net __CiType_20_3057f6a0 -name dcd_su...
      > idm::object_name __CiType_17_30a4bcd0
```

```
> idm::get_net_from_proto_pin __CiType_17_30a4bcd0
       > idm::object_name __CiType_20_3056a2c8
      > idm::object_name __CiType_17_30a4bcac
      > idm::object_name __CiType_20_30568d88
      > idm::object_name __CiType_17_30a4bc88
      > idm::get_net_from_proto_pin __CiType_17_30a4bc88
       > idm::object_name __CiType_20_3057ff60
[CTE::fixup_po_nets]: (I) PO net 'N0' doesn't match PO 'iu_slow_mode' -> attempting to rename
        > idm::locate net -name iu slow mode -proto_box ___CiType_1...
         > idm::set_net_name -net __CiType_20_3057ff60 -name iu_slo...
      > idm::object_name __CiType_17_30a4bc64
  ----> idm::get_net_from_proto_pin __CiType_17_30a4bc64
       > idm::object_name __CiType_20_3058fe60
      > idm::object_name __CiType_17_30a4bc40
      > idm::get_net_from_proto_pin __CiType_17_30a4bc40
       > idm::object_name __CiType_20_3057fdd0
[CTE::fixup_po_nets]: (I) PO net 'N16' doesn't match PO 'xc_frc_milli' -> attempting to rename
        > idm::locate_net -name xc_frc_milli -proto_box __CiType_1...
         > idm::set_net_name -net __CiType_20_3057fdd0 -name xc_frc...
     > idm::get_net_from_proto_pin __CiType_17_30a4bc1c
      > idm::object_name __CiType_17_30a4bc1c
     > idm::object_name __CiType_17_30a4bbf8
> idm::object_name __CiType_17_30a4bbf8
> idm::object_name __CiType_17_30a4bbf8
> idm::object_name __CiType_20_3058f960
> idm::object_name __CiType_17_30a4bbb0
   > idm::get_net_from_proto_pin __CiType_17_30a4bbb0

> idm::object_name __CiType_20_3057fa60
[CTE::fixup_po_nets]: (I) PO net 'N2089' doesn't match PO 'iu_milli_mode_t1' -> attempting to rename
        > idm::locate_net -name iu_milli_mode_t1 -proto_box __CiTy...
> idm::set_net_name -net __CiType_20_3057fa60 -name iu_mil...
      > idm::object_name __CiType_17_30a4bb8c
     > idm::get_net_from_proto_pin __CiType_17_30a4bb8c
> idm::object_name __CiType_20_3057f628
[CTE::fixup_po_nets]: (I) PO net 'N72' doesn't match PO 'iu_milli_mode_t2' -> attempting to rename
        > idm::locate_net -name iu_milli_mode_t2 -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057f628 -name iu_mil...
      > idm::object_name __CiType_17_30a4bb44
      > idm::get_net_from_proto_pin __CiType_17_30a4bb44
       > idm::object_name __CiType_20_3057fa38
[CTE::fixup_po_nets]: (I) PO net 'N2090' doesn't match PO 'iu_milli_mode_t3' -> attempting to rename
        > idm::locate_net -name iu_milli_mode_t3 -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057fa38 -name iu_mil...
      > idm::object_name __CiType_17_30a4bb20
      > idm::get_net_from_proto_pin __CiType_17_30a4bb20
> idm::object_name __CiType_20_3057fc68
[CTE::fixup_po_nets]: (I) PO net 'N42' doesn't match PO 'xc_frc_milli_t1' -> attempting to rename
         > idm::locate_net -name xc_frc_milli_t1 -proto_box __CiTyp...
          > idm::set_net_name -net __CiType_20_3057fc68 -name xc_frc...
      > idm::object_name __CiType_17_30a4bad8
      > idm::get_net_from_proto_pin __CiType_17_30a4bad8
       > idm::object_name __CiType_20_3057f600
[CTE::fixup_po_nets]: (I) PO net 'N2096' doesn't match PO 'iu_exc_cond' -> attempting to rename
         > idm::locate_net -name iu_exc_cond -proto_box __CiType_16...
```

```
> idm::set_net_name -net __CiType_20_3057f600 -name iu_exc...
      > idm::object_name __CiType_17_30a4bab4
      > idm::get_net_from_proto_pin __CiType_17_30a4bab4
       > idm::object_name __CiType_20_3057fa10
[CTE::fixup_po_nets]: (I) PO net 'N80' doesn't match PO 'slow_mode_tr' -> attempting to rename
        > idm::locate_net -name slow_mode_tr -proto_box __CiType_1...
         > idm::set_net_name -net __CiType_20_3057fa10 -name slow_m...
      > idm::object_name __CiType_17_30a4ba90
      > idm::get_net_from_proto_pin __CiType_17_30a4ba90
       > idm::object_name __CiType_20_3057fd80
[CTE::fixup_po_nets]: (I) PO net 'N22' doesn't match PO 'iu_eu_slow_mode' -> attempting to rename
        > idm::locate_net -name iu_eu_slow_mode -proto_box __CiTyp...
         > idm::set_net_name -net __CiType_20_3057fd80 -name iu_eu_...
      > idm::object_name __CiType_17_30a4ba6c
      > idm::get_net_from_proto_pin __CiType_17_30a4ba6c
       > idm::object_name __CiType_20_30568c98
      > idm::object_name __CiType_17_30a4ba48
      > idm::get_net_from_proto_pin __CiType_17_30a4ba48
> idm::object_name __CiType_20_3057f650
[CTE::fixup_po_nets]: (I) PO net 'N70' doesn't match PO 'iu_milli_mode_tr' -> attempting to rename
        > idm::locate_net -name iu_milli_mode_tr -proto_box __CiTy...
         > idm::set_net_name -net __CiType_20_3057f650 -name iu_mil...
     > idm::object_name __CiType_17_30a4ba24 ----
     > idm::get_net_from_proto_pin __CiType_17_30a4ba24
       > idm::object_name __CiType_20_3057f7b8
[CTE::fixup_po_nets]: (I) PO net 'N140' doesn't match PO 'iu_reset_if' -> attempting to rename
        > idm::locate_net -name iu_reset_if -proto_box __CiType_16...
         > idm::set_net_name -net CiType_20_3057f7b8 -name iu_res...
      > idm::object_name __CiType_17_30a4ba00
     > idm::get_net_from_proto_pin __CiType_17_30a4ba00
       > idm::object_name __CiType_20_3058fbb8
[CTE::fixup_po_nets]: (I) PO net 'N78' doesn't match PO 'exc_cond_tr' -> attempting to rename
        > idm::locate_net -name exc_cond_tr -proto_box __CiType_16...
          > idm::set_net_name -net __CiType_20_3058fbb8 -name exc_co...
      > idm::object_name __CiType_17_30a4b9dc
      > idm::get_net_from_proto_pin __CiType_17_30a4b9dc
> idm::object_name __CiType_20_3059b1c0
[CTE::fixup_po_nets]: (I) PO net 'N2088' doesn't match PO 'dcd_succ_first' -> attempting to rename
        > idm::locate_net -name dcd_succ_first -proto_box __CiType...
         > idm::set_net_name -net __CiType_20_3059b1c0 -name dcd_su...
      > idm::object_name __CiType_17_30a4b9b8
      > idm::get_net_from_proto_pin __CiType_17_30a4b9b8
> idm::object_name __CiType_20_3057f808
[CTE::fixup_po_nets]: (I) PO net 'N136' doesn't match PO 'execute_recovery' -> attempting to rename
        > idm::locate net -name execute_recovery -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057f808 -name execut...
      > idm::object_name __CiType_17_30a4b994
      > idm::get_net_from_proto_pin __CiType_17_30a4b994
       > idm::object_name __CiType_20_3059b648
      > idm::object_name __CiType_17_30a4b970
      > idm::get_net_from_proto_pin __CiType_17_30a4b970
       > idm::object_name __CiType_20_3057fec0
[CTE::fixup_po_nets]: (I) PO net 'N8' doesn't match PO 'xc_frc_ia_to_if' -> attempting to rename
         > idm::locate_net -name xc_frc_ia_to_if -proto_box __CiTyp...
          > idm::set_net_name -net __CiType_20_3057fec0 -name xc_frc...
```

```
> idm::object_name __CiType_17_30a4b94c
          > idm::get_net_from_proto_pin __CiType_17_30a4b94c
           > idm::object_name __CiType_20_3057fda8
    [CTE::fixup_po_nets]: (I) PO net 'N18' doesn't match PO 'iu_slow_mode_t1' -> attempting to rename
            > idm::locate_net -name iu_slow_mode_t1 -proto_box __CiTyp...
              > idm::set_net_name -net __CiType_20_3057fda8 -name iu_slo...
          > idm::get_net_from_proto_pin __CiType_17_30a4b928
           > idm::object_name __CiType_20_3059b7d8
    [CTE::fixup_po_nets]: (I) PO net 'gptr_scan_out&1' doesn't match PO 'gptr_scan_out' -> attempting to
    rename
            > idm::locate_net -name gptr_scan_out -proto_box __CiType_...
              > idm::set_net_name -net __CiType_20_3059b7d8 -name qptr s...
          > idm::object_name __CiType_17_30a4b904
          > idm::get_net_from_proto_pin __CiType_17_30a4b904
> idm::object_name __CiType_20_3057ff10
    [CTE::fixup_po_nets]: (I) PO net 'N4' doesn't match PO 'iu reset fst' -> attempting to rename
            > idm::set_net_name -net __CiType_20_3057ff10 -name iu_res...
 > idm::get_net_from_proto_pin __CiType_17_30a4b8bc
> idm::object_name __CiType_20_3059b8f0
> idm::object_name __CiType_17_30a4b898
> idm::get_net_from_proto_pin __CiType_17_30a4b898
> idm::object_name __CiType_20_30590540

[CTE::fixup_po_nets]: (I) PO net 'N134' doesn't match PO 'iu_eu_dcd_succ_tr' -> attempting to rename
> idm::locate_net -name_iu_eu_dcd_succ_tr -proto_box __CiT...
> idm::set_net_name -net__CiType_20_30590540 -name_iu_eu_...
          > idm::object_name __CiType_17_30a4b874
> idm::object_name __CiType_17_30a4b874
> idm::get_net_from_proto_pin __CiType_17_30a4b874
> idm::object_name __CiType_20_3057f790
-- [CTE::fixup_po_nets]: (I) PO net 'N146' doesn't match PO 'idcdsuc_err' -> attempting to rename
            > idm::locate_net -name idcdsuc_err -proto_box __CiType_16...
              > idm::set_net_name -net __CiType_20_3057f790 -name idcdsu...
          > idm::object_name __CiType_17_30a4b850
          > idm::get_net_from_proto_pin __CiType_17_30a4b850
           [CTE::fixup_po_nets]: (I) PO net 'N10' doesn't match PO 'frc_milli' -> attempting to rename
            > idm::locate_net -name frc_milli -proto_box __CiType_16_3...
          > idm::set_net_name -net __CiType_20_3057fe70 -name frc_milli > idm::object_name __CiType_17_30a4b82c
          > idm::get_net_from_proto_pin __CiType_17_30a4b82c
           > idm::object_name __CiType_20_3057f998
    [CTE::fixup_po_nets]: (I) PO net 'N2092' doesn't match PO 'iu intrupt info(0)' -> attempting to rename
            > idm::locate_net -name iu_intrupt_info(0) -proto_box __Ci...
              > idm::set_net_name -net __CiType_20_3057f998 -name iu_int...
          > idm::object_name __CiType_17_30a4b808
          > idm::get_net_from_proto_pin __CiType_17_30a4b808
           > idm::object_name __CiType_20_3057f970
    [CTE::fixup_po_nets]: (I) PO net 'N2093' doesn't match PO 'iu_intrupt_info(1)' -> attempting to rename
            > idm::locate_net -name iu_intrupt_info(1) -proto_box __Ci...
              > idm::set_net_name -net __CiType_20_3057f970 -name iu_int...
          > idm::object_name __CiType_17_30a4b7e4
          > idm::get_net_from_proto_pin __CiType_17_30a4b7e4
           > idm::object_name __CiType_20_3057f948
```

```
[CTE::fixup_po_nets]: (I) PO net 'N2094' doesn't match PO 'iu_intrupt_info(2)' -> attempting to rename
        > idm::locate_net -name iu_intrupt_info(2) -proto_box __Ci...
         > idm::set_net_name -net __CiType_20_3057f948 -name iu_int...
     > idm::object_name __CiType_17_30a4b7c0
     > idm::get_net_from_proto_pin __CiType_17_30a4b7c0
      > idm::object_name __CiType_20_3057f920
[CTE::fixup_po_nets]: (I) PO net 'N2095' doesn't match PO 'iu_intrupt_info(3)' -> attempting to rename
        > idm::locate_net -name iu_intrupt_info(3) -proto_box __Ci...
         > idm::set net name -net __CiType_20_3057f920 -name iu_int...
     > idm::object_name __CiType_17_30a4b79c
     > idm::get_net_from_proto_pin __CiType_17_30a4b79c
       > idm::object_name __CiType_20_3057f8d0
[CTE::fixup_po_nets]: (I) PO net 'N126' doesn't match PO 'blk_dcd_info_tr(0)' -> attempting to rename
        > idm::locate_net -name blk_dcd_info_tr(0) -proto_box __Ci...
         > idm::set_net_name -net __CiType_20_3057f8d0 -name blk_dc...
      > idm::object_name __CiType_17_30a4b778
     > idm::get_net_from_proto_pin __CiType_17_30a4b778
       > idm::object_name __CiType_20_3057f880
[CTE::fixup_po_nets]: (I) PO net 'N128' doesn't match PO 'blk_dcd_info_tr(1)' -> attempting to rename
        > idm::locate_net -name blk_dcd_info_tr(1) -proto_box __Ci...
         > idm::set_net_name -net __CiType_20_3057f880 -name blk_dc...
      > idm::object_name __CiType_17_30a4b754
     > idm::get_net_from_proto_pin __CiType_17_30a4b754
       > idm::object_name __CiType_20_3057f858
[CTE::fixup_po_nets]: (I) PO net 'N130' doesn't match PO 'blk_dcd_info_tr(2)' -> attempting to rename
        > idm::locate_net -name blk_dcd_info_tr(2) -proto_box ....Ci...
         > idm::set_net_name -net __CiType_20_3057f858 -name blk_dc...
      > idm::object_name __CiType_17_30a4b730
      > idm::get_net_from_proto_pin __CiType_17_30a4b730
   > idm::object_name __CiType_20_3057f830
[CTE::fixup_po_nets]: (I) PO net 'N132' doesn't match PO 'blk_dcd_info_tr(3)' -> attempting to rename
        > idm::locate_net -name blk_dcd_info_tr(3) -proto_box ___Ci...
         > idm::set_net_name -net __CiType_20_3057f830 -name blk_dc...
      > idm::object_name __CiType_17_30a4b70c
      > idm::get_net_from_proto_pin __CiType_17_30a4b70c
       > idm::object_name __CiType_20_3057fc40
[CTE::fixup_po_nets]: (I) PO net 'N44' doesn't match PO 'iu_srlz_op_encode(0)' -> attempting to rename
        > idm::locate net -name iu_srlz_op_encode(0) -proto_box __...
         > idm::set_net_name -net __CiType_20_3057fc40 -name iu_srl...
      > idm::object_name __CiType_17_30a4b6e8
      > idm::get_net_from_proto_pin __CiType_17_30a4b6e8
       > idm::object_name __CiType_20_3057fc18
[CTE::fixup_po_nets]: (I) PO net 'N46' doesn't match PO 'iu_srlz_op_encode(1)' -> attempting to rename
      > idm::locate_net -name iu_srlz_op_encode(1) -proto_box __...
          > idm::set_net_name -net __CiType_20_3057fc18 -name iu_srl...
      > idm::object_name __CiType_17_30a4b6c4
      > idm::get_net_from_proto_pin __CiType_17_30a4b6c4
       > idm::object_name __CiType_20_3057fbf0
[CTE::fixup_po_nets]: (I) PO net 'N48' doesn't match PO 'iu_srlz_op_encode(2)' -> attempting to rename
         > idm::locate_net -name iu_srlz_op_encode(2) -proto_box __...
          > idm::set_net_name -net __CiType_20_3057fbf0 -name iu_srl...
      > idm::object_name __CiType_17_30a4b6a0
      > idm::get_net_from_proto_pin __CiType_17_30a4b6a0
       > idm::object_name __CiType_20_3057fbc8
[CTE::fixup_po_nets]: (I) PO net 'N50' doesn't match PO 'iu_srlz_op_encode(3)' -> attempting to rename
```

```
> idm::locate_net -name iu_srlz_op_encode(3) -proto_box ___...
             > idm::set_net_name -net __CiType_20_3057fbc8 -name iu_srl...
         > idm::object_name __CiType_17_30a4b67c
         > idm::get_net_from_proto_pin __CiType_17_30a4b67c
          > idm::object_name __CiType_20_3057fba0
   [CTE::fixup_po_nets]: (I) PO net 'N52' doesn't match PO 'iu_srlz_op_encode(4)' -> attempting to rename
           > idm::locate_net -name iu_srlz_op_encode(4) -proto_box ...
             > idm::object_name __CiType_17_30a4b634
         > idm::get_net_from_proto_pin __CiType_17_30a4b634
> idm::object_name __CiType_20_3057fb78
   [CTE::fixup_po_nets]: (I) PO net 'N54' doesn't match PO 'iu_srlz_op_encode(5)' -> attempting to rename
       ----> idm::locate_net -name iu_srlz_op_encode(5) -proto_box ...
             > idm::set_net_name -net __CiType_20_3057fb78 -name iu_srl...
         > idm::object_name __CiType_17_30a4b5ec
         > idm::get_net_from_proto_pin __CiType_17_30a4b5ec
          > idm::object_name __CiType_20_3057fb50
   [CTE::fixup_po_nets]: (I) PO net 'N56' doesn't match PO 'iu_srlz_op_encode(6)' -> attempting to rename
           > idm::locate net -name iu srlz op encode(6) -proto box ...
             > idm::set_net_name -net __CiType_20_3057fb50 -name iu_srl...
         > idm::object_name __CiType_17_30a4b5c8
         > idm::get_net_from_proto_pin __CiType_17_30a4b5c8
> idm::object_name __CiType_20_3057fb28
  [CTE::fixup_po_nets]: (I) PO net 'N58' doesn't match PO 'iu_srlz_op_encode(7)' -> attempting to rename
           > idm::object_name __CiType_17_30a4b580

> idm::get_net_from_proto_pin __CiType_17_30a4b580

> idm::object_name __CiType_20_3057fb00
[CTE::fixup_po_nets]: (I) PO net 'N60' doesn't match PO 'iu_srlz_op_encode(8)' -> attempting to rename
        > idm::locate_net -name iu_srlz_op_encode(8) -proto_box __...
> idm::set_net_name -net__CiType_20_3057fb00 -name iu_srl...
         > idm::object_name __CiType_17_30a4b55c
         > idm::get_net_from_proto_pin __CiType_17_30a4b55c
> idm::object_name __CiType_20_3057fad8
   [CTE::fixup_po_nets]: (I) PO net 'N62' doesn't match PO 'iu_srlz_op_encode(9)' -> attempting to rename
           > idm::locate_net -name iu_srlz_op_encode(9) -proto_box __...
             > idm::set_net_name -net __CiType_20_3057fad8 -name iu_srl...
         > idm::object_name __CiType_17_30a4b538
         > idm::get_net_from_proto_pin __CiType_17_30a4b538
> idm::object_name __CiType_20_3057fab0
   [CTE::fixup_po_nets]: (I) PO net 'N64' doesn't match PO 'iu_srlz_op_encode(10)' -> attempting to rename
           > idm::locate_net -name iu_srlz_op_encode(10) -proto_box _...
             > idm::set_net_name -net __CiType_20_3057fab0 -name iu_srl...
         > idm::object_name __CiType_17_30a4b514
         > idm::get_net_from_proto_pin __CiType_17_30a4b514
> idm::object_name __CiType_20_3057fa88
   [CTE::fixup_po_nets]: (I) PO net 'N66' doesn't match PO 'iu_srlz_op_encode(11)' -> attempting to rename
            > idm::locate_net -name iu_srlz_op_encode(11) -proto_box _...
             > idm::set_net_name -net __CiType_20_3057fa88 -name iu_srl...
         > idm::object_name __CiType_17_30a4b4f0
         > idm::get_net_from_proto_pin __CiType_17_30a4b4f0
          > idm::object_name __CiType_20_3057f9e8
   [CTE::fixup_po_nets]: (I) PO net 'N90' doesn't match PO 'decode_ilc(0)' -> attempting to rename
            > idm::locate_net -name decode_ilc(0) -proto_box __CiType_...
```

```
> idm::set_net_name -net __CiType_20_3057f9e8 -name decode...
     > idm::object_name __CiType_17_30a4b4cc
     > idm::get_net_from_proto_pin __CiType_17_30a4b4cc
      > idm::object_name __CiType_20_3057f9c0
[CTE::fixup_po_nets]: (I) PO net 'N92' doesn't match PO 'decode_ilc(1)' -> attempting to rename
        > idm::locate_net -name decode_ilc(1) -proto_box __CiType_...
         > idm::set_net_name -net __CiType_20_3057f9c0 -name decode...
     > idm::object_name __CiType_17_30a4b4a8
     > idm::get_net_from_proto_pin __CiType_17_30a4b4a8
       > idm::object_name __CiType_20_3057fd08
[CTE::fixup_po_nets]: (I) PO net 'N30' doesn't match PO 'srlz_actn_tr(0)' -> attempting to rename
        > idm::locate_net -name srlz_actn_tr(0) -proto_box __CiTyp...
         > idm::set_net_name -net __CiType_20_3057fd08 -name srlz_a...
      > idm::object_name __CiType_17_30a4b484
      > idm::get_net_from_proto_pin __CiType_17_30a4b484
       > idm::object_name __CiType_20_3057fce0
[CTE::fixup_po_nets]: (I) PO net 'N32' doesn't match PO 'srlz_actn_tr(1)' -> attempting to rename
        > idm::locate_net -name srlz_actn_tr(1) -proto_box __CiTyp...
         > idm::set_net_name -net __CiType_20_3057fce0 -name srlz_a...
      > idm::object_name __CiType_17_30a4b460
      > idm::get_net_from_proto_pin __CiType_17_30a4b460
       > idm::object_name __CiType_20_3057f5d8
[CTE::fixup_po_nets]: (I) PO net 'N104' doesn't match PO 'intrpt_info_tr(0)' -> attempting to rename
        > idm::locate_net -name intrpt_info_tr(0) -proto_box __CiT...
> idm::set_net_name -net __CiType_20_3057f5d8 -name intrpt...
     > idm::object_name __CiType_17_30a4b43c
> idm::get_net_from_proto_pin*__CiType_17_30a4b43c
       > idm::object_name __CiType_20_3057f5b0
[CTE::fixup_po_nets]: (I) PO net 'N106' doesn't match PO 'intrpt_info_tr(1)' -> attempting to rename
> idm::locate_net -name intrpt_info_tr(1) -proto_box __CiT...
         > idm::set_net_name -net __CiType_20_3057f5b0 -name intrpt...
      > idm::object_name __CiType_17_30a4b418
      > idm::get_net_from_proto_pin __CiType_17_30a4b418
       > idm::object_name __CiType_20_3057f588
[CTE::fixup_po_nets]: (I) PO net 'N108' doesn't match PO 'intrpt_info_tr(2)' -> attempting to rename
        > idm::locate_net -name intrpt_info_tr(2) -proto_box __CiT...
         > idm::set_net_name -net __CiType_20_3057f588 -name intrpt...
      > idm::object_name __CiType_17_30a4b3f4
      > idm::get_net_from_proto_pin __CiType_17_30a4b3f4
       > idm::object_name __CiType_20_3057f560
[CTE::fixup_po_nets]: (I) PO net 'N110' doesn't match PO 'intrpt_info_tr(3)' -> attempting to rename
        > idm::locate_net -name intrpt_info_tr(3) -proto_box __CiT...
          > idm::set_net_name -net __CiType_20_3057f560 -name intrpt...
      > idm::object_name __CiType_17_30a4b3d0
      > idm::get_net_from_proto_pin __CiType_17_30a4b3d0
       > idm::object_name __CiType_20_3057f718
[CTE::fixup_po_nets]: (I) PO net 'N154' doesn't match PO 'op_44_info_tr(0)' -> attempting to rename
        > idm::locate_net -name op_44_info_tr(0) -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057f718 -name op_44_...
      > idm::object_name __CiType_17_30a4b3ac
      > idm::get_net_from_proto_pin __CiType_17_30a4b3ac
       > idm::object_name __CiType_20_3057f6f0
[CTE::fixup_po_nets]: (I) PO net 'N156' doesn't match PO 'op_44_info_tr(1)' -> attempting to rename
         > idm::locate_net -name op_44_info_tr(1) -proto_box __CiTy...
          > idm::set_net_name -net __CiType_20_3057f6f0 -name op_44_...
```

```
> idm::object_name __CiType_17_30a4b364
      > idm::get_net_from_proto_pin __CiType 17 30a4b364
       > idm::object_name __CiType_20_3057f768
 [CTE::fixup_po_nets]: (I) PO net 'N148' doesn't match PO 'dcd_c_cnt(0)' -> attempting to rename
        > idm::locate_net -name dcd_c_cnt(0) -proto_box __CiType_1...
         > idm::set_net_name -net __CiType_20_3057f768 -name_dcd_c_...
      > idm::object_name __CiType_17_30a4b340
      > idm::get_net_from_proto_pin __CiType_17_30a4b340
       > idm::object_name __CiType_20_3057f740
 [CTE::fixup_po_nets]: (I) PO net 'N150' doesn't match PO 'dcd_c_cnt(1)' -> attempting to rename
        > idm::locate_net -name dcd_c_cnt(1) -proto_box __CiType_1...
         > idm::set_net_name -net __CiType_20_3057f740 -name dcd c ...
   > write_end_point_report -points 2
[ET-0018]: >Begin...New EndPoint Report
        for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:09:42 1999
Part: IDCDSUC
Mode : Late Mode / Nominal
                                     EDA EinsTimer EndPoint Report
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                  Max. Slack: 1.13427E+38
                               Max. Endpoints: 2
Sort Field: Slack
 Cause of Slack Abbreviation Comparison/Description
                                   Slack due to a point downstream on path
 Slack Continuation SlkCont Slack due to a point downstream on path
Required Arrival Time RAT (ARRIVAL TIME < REQUIRED ARRIVAL TIME)
 Asserted Required Arrival Time AssrtRAT (ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 TIME)
Clock Gating Setup
                         ClkGSet (DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
ARRIVAL TIME + ADJUST )
 Clock Gating Hold
                     CIKGHID (DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
ARRIVAL TIME + ADJUST)
 Clock Tree Pulse Width ClkTPW (CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE )
 Setup
                              ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
                     Setup
ADJUST)
 Hold ----
                    Hold
                             ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
ADJUST)
 EndOfCycle
                       EndOfC
                                   ( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
ADJUST)
 ClockPulseWidth
                         ClkPW
                                    ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
TRAILING EDGE)
 ClockSeparation
                        ClkSep
                                   ( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
ARRIVAL TIME + ADJUST )
 Loop
                    ALTest
                               ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
CLOCK + ADJUST )
 Arrival Time Limiting
                        ATLimit
                                   Slack discontinuity due to failed test
  Num/
                                   LimitedAT/
                                                                     Delay/ Failed Test/
  Test PinName
                                  E Phase
                                             AT Slack Slew CL FO Cell
                                                                             P Func T.Adi
NetName
```

dcd_succ_last_t1 RAT> BOX714/OUT	999 R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
0 dcd_succ_last_t1> BOX714/IN 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 IOPAD IOPAD
> C167/y 0 dcd_succ_last_t1&0	R C3+R 2668 -1669 3294 1011 1 cs_invvv 01c NOT
> C167/a 1594 N675	F C3+R 1075 -1669 27 139 4 cs_invvv 01c NOT .
>{a} C2738/y 0 N675	F C3+R 1075 -1669 27 139 4 cs_nnd2x 14b NAND
> C2738/a 19 last_cycle	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14b NAND
>{b} C2487/y 0 last_cycle	R C3+R 1056 -1669 33 114 1 cs_nnd2x 14e NAND
> C2487/a 21 N1587	F C3+R 1035 -1669 22 145 3 cs_nnd2x 14e NAND
> C1952/y N1587	F C3+R 1035 -1669 22 145 3 cs_invvv 19b NOT 0
> C1952/a	the state of the s
> BOX679/OUT	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD
> BOX679/IN	R C3+R 1024 -1669 80 319 1 IOPAD IOPAD 0
> num_dcd_cyl(1)	R C3+R 1024 -1669 80 319 1 PI 0
2 iu_reset_op_c_t1	R.C3+R 2399 -1400 3318 1011.1.PO 0
iu_reset_op_c_t1 RAT	999 0

	num_dcd_cyl(1)			20 (12. ) 	and the second second	
				20040 4014 4 PO		•
The second of the second of	2 iu_reset_op_c_t1	R C3+R	2399 -1400 3	3318 1011 1 PO	_0	
·	iu_reset_op_c_t1			• •		
	RAT .	999	4	0		
	> BOX716/OUT	R C3+F	2399 -1400	3318 1011 1 IOPAD	IOPAD	
	0 iu_reset_op_c_t1					
	> BOX716/IN	R C3+R	2399 -1400 33	318 1044 3 IOPAD	IOPAD	
*	0_iu_reset_op_c_t1&0					
	>{a} C2393/y	R C3+R	2399 -1400 33	18 1044 3 cs_nnd2v	02c NAND	
	0 iu_reset_op_c_t1&0					
	> C2393/a	F C3+R	536 -1400 100	) 196 6 cs_nnd2v 02	c NAND	
	1863 gbfonet_6				NOT	
	> gbfocell_6/y	F C3+R	536 -1400 100	) 196 6 cs_invvv 09	C NO I	
	0 gbfonet_6				NOT	
	> gbfocell_6/a	R C3+R	472 -1400 18	4 44 1 cs_invvv 09	S NO I	
	64 N2031				a NAME	
	>{b} C2162/y	R C3+R	472 -1400 18	4 44 1 cs_nnd3v 0	2C NAND	
	0 N2031			10 00	NAME	
	> C2162/a	F C3+R	358 -1400 144	1 217 5 cs_nnd3v 02	2C NAND	
	114 rcvry_reset_q				074	
	> rcvry_reset.reg_n.lat_0	/l2_out_n F (	C3+R 358 -140	00 144 217 5 cl_inv	vn u/a	
	SRL 0 rcvry_reset_q			00 000 10 11 100 000	074 CDI	
	> rcvry_reset.reg_n.lat_0	/c2 R C3	+ 160 N/C	60 222 13 cl_invvn	U/a SRL	
	198 slow_mode.c2_1			00 000 40 -1- 11 1	00 4 LOD	
	> slow_mode.clockblock	c2 RC	3+ 160 N/C	60 222 13 cb_clk_3	SZ_I LUB	
	0 slow_mode.c2_1					

```
> load_xrule -file /afs/apd/func/vlsi/alliance00/bscc8/pro...
[BD-450042]: Reading XRULE file '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/bscc8.xrule'
[BD-450041]: File '/afs/apd/func/vlsi/alliance00/bscc8/prod/xrule/bscc8.xrule' is being read under VIEW
'XPANDVIEW'
[BD-450037]: (E) (Line 3) Macro proto (M record) of name 'cs_buffe01a' with view " already exists. M
record ignored.
[BD-450036]: (E) (Line 6) No currently active macro box (M Record), X Record ignored.
[BD-450036]: (E) (Line 9) No currently active macro box (M Record). X Record ignored.
[BD-450037]: (E) (Line 13) Macro proto (M record) of name 'cs_buffe02a' with view " already exists. M
record ignored.
[BD-450036]: (E) (Line 16) No currently active macro box (M Record). X Record ignored.
[BD-450036]: (E) (Line 19) No currently active macro box (M Record). X Record ignored.
[BD-450037]: (E) (Line 23) Macro proto (M record) of name 'cs_buffe03a' with view " already exists. M
record ignored.
[BD-450036]: (E) (Line 26) No currently active macro box (M Record). X Record ignored.
[BD-450036]: (E) (Line 29) No currently active macro box (M Record). X Record ignored.
[BD-450037]: (E) (Line 33) Macro proto (M record) of name 'cs_buffe04a' with view " already exists. M
record ignored.
[BD-450036]: (E) (Line 36) No currently active macro box (M Record). X Record ignored.
[BD-450036]: (E) (Line 39) No currently active macro box (M Record). X Record ignored.
[BD-450037]: (E) (Line 43) Macro proto (M record) of name 'cs_buffe05a' with view " already exists. M
record ignored.
[BD-450036]: (E) (Line 46) No currently active macro box (M Record). X Record ignored.
[BD-450036]: (E) (Line 49) No currently active macro box (M Record). X Record ignored.
[BD-450037]: (E) (Line 53) Macro proto (M record) of name 'cs_buffe06a' with view " already exists. M
[BD-450036]: (E) (Line 56) No currently active macro box (M Record). X Record ignored.
[BD-450036]: (E) (Line 59) No currently active macro box (M Record). X Record ignored.
   > nextbox synexpand(XPANDVIEW)
>>]: nextbox( synexpand(XPANDVIEW) );
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[sweep]: sweep deleted 0 signals and 0 usage boxes.
                         The model has 1129 signals, 906 usage boxes and 1744 connections.
>>]: nextbox( SASname(PROTECT) );
[synsasname]: Protected 180 BRKPT net names
[synsasname]: Protected 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[synexpand]: expanded 0 boxes
  > checkfan
Electrical Violations in Network 'IDCDSUC'
                                                  Capacitance
                                                                        Slew
                                                                                         Sink
Fanout
Pin/Port
                         -> Net
                                                    Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdjLim / Actual
eu_iu_enter_slow_md
                               -> eu iu enter slow md
                                                                  141.00 / 141.00 / 16.73 290.00
```

```
/ 290.00 / 352.00 * 12 / 12 / 1 1
                                                    141.00 / 141.00 / 159.72 * 290.00 /
                         -> op_inq_stores
op ing_stores
                  12/ 12/ 3 1
290.00 / 112.00
                                                       141.00 / 141.00 / 32.56 290.00 /
                          -> eu iu_mmode
eu iu_mmode
290.00 / 326.00 *
                  12/
                        12/ 2 1
                                                         141.00 / 141.00 / 141.99 * 290.00
                           -> du_iu_hold_aa_req
du_iu_hold_aa_req
                        12/ 2 1
/ 290.00 / 424.00 *
                    12/
                                                        141.00 / 141.00 / 30.80 290.00 /
                           -> eu_iu_fpu_end_op
eu iu fpu_end_op
                        12 / 1 1
290.00 / 339.00 *
                   12/
                                                       141.00 / 141.00 / 19.15 290.00 /
eu iu misc_hold
                          -> eu_iu_misc_hold
290.00 / 332.00 *
                   12 /
                        12 / 1 1
                                                       141.00 / 141.00 / 144.35 * 290.00 /
op_mcend_raw
                           -> op_mcend_raw
                 12/ 12/ 3 1
290.00 / 91.00
                                             141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clkq
clkg
         12 /
60.00
               12/ 3 1
                          -> du_iu_quiesced
                                                       141.00 / 141.00 / 20.50
                                                                               290.00 /
du iu_quiesced
290.00 / 338.00 *
                  12/
                       12 / 1 1
                                                  141.00 / 141.00 / 170.11 * 290.00 / 290.00
                       -> iq_empty
iq_empty
           12 / 12 /
                       4 1
/ 116.00
                                                    141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                        -> gptr_scan_in
gptr_scan_in
0.00 12 / 12 /
                                                  141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
gptr_a_clk
                       -> gptr_a_clk
       12/ 12/
0.00
                    1 1
                                                  141.00 / 141.00 / 1011.00 * -0.00 / 0.00 /
gptr_b_clk
                       -> gptr_b_clk
0.00 12/ 12/ 1 1
                                   141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clkq2
clkg2
-60:00::---- 12:/     12 /     3     1      
                                                          . 141.00 / :141.00 / 15.67 - 290.00 - ---
eu_iu_fxu_exc_cond---
                          -> eu_iu_fxu_exc_cond
/ 290.00 / 390.00 * 12 / 12 / 1 1
                                                          141.00 / 141.00 / 16.89 290.00 / --
                          -> du_iu_store_status(2)
du_iu_store_status(2)
                  12/ 12/ 1 1
290.00 / 500.00 .*
                                                       141.00 / 141.00 / 47.57 290.00 /
eu_iu_srlz_op_actn(0)
                            -> eu_iu_srlz_op_actn(0)
290.00 / 374.00 * 12 /
                        12/ 2 1
                                                       141.00 / 141.00 / 47.57 290.00 /
                           -> eu_iu_srlz_op_actn(1)
eu iu srlz_op_actn(1)
                        12 / 2 1
290.00 / 341.00 * 12 /
                                                       141.00 / 141.00 / 318.91 * 290.00 /
                          -> num_dcd_cyl(1)
num_dcd_cyl(1)
                 12/ 12/ 1 1
290.00 / 80.00
                                                             141.00 / 141.00 / 16.89
                              -> eu_iu_srlz_op_encode(0)
eu iu srlz op encode(0)
                           12/ 12/ 1 1
290.00 / 290.00 / 401.00 *
                                                              141.00 / 141.00 / 16.89
eu iu srlz_op_encode(1)
                             -> eu_iu_srlz_op_encode(1)
290.00 / 290.00 / 400.00 *
                           12 / 12 / 1 1
                                                              141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(2)
eu_iu_srlz_op_encode(2)
290.00 / 290.00 / 420.00 *
                           12 / 12 / 1 1
                                                              141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(3)
                              -> eu iu_srlz_op_encode(3)
                            12/ 12/ 1 1
290.00 / 290.00 / 302.00 *
                                                              141.00 / 141.00 / 16.89
eu iu srlz op encode(4)
                              -> eu_iu_srlz_op_encode(4)
290.00 / 290.00 / 406.00 1
                            12 / 12 / 1 1
                              -> eu_iu_srlz_op_encode(5)
                                                              141.00 / 141.00 / 16.89
 eu iu srlz op encode(5)
 290.00 / 290.00 / 373.00 *
                            12/ 12/ 1 1
                                                              141.00 / 141.00 / 16.89
 eu_iu_srlz_op_encode(6)
                              -> eu_iu_srlz_op_encode(6)
 290.00 / 290.00 / 354.00 *
                            12/ 12/ 1 1
                                                              141.00 / 141.00 / 16.89
 eu_iu_srlz_op_encode(7)
                             -> eu_iu_srlz_op_encode(7)
 290.00 / 290.00 / 398.00 *
                            12/ 12/ 1 1
                                                              141.00 / 141.00 / 16.89
                              -> eu_iu_srlz_op_encode(8)
 eu iu srlz op encode(8)
                            12/ 12/ 1 1
 290.00 / 290.00 / 367.00 *
```

```
eu_iu srlz op encode(9)
                              -> eu_iu_srlz_op_encode(9)
                                                             141.00 / 141.00 / 16.89
   290.00 / 290.00 / 323.00 *
                            12/ 12/ 1 1
   eu_iu_srlz_op_encode(11)
                               -> eu_iu_srlz_op_encode(11) 141.00 / 141.00 / 16.89
                            12/ 12/ 1 1
   290.00 / 290.00 / 500.00 *
   c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
                                                                 78.50 / 78.50 / 220.92 *
   200.00 / 200.00 / 60.00
                           12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
   NO_SERIAL
   c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
                                                                 78.50 / 78.50 / 222.27 *
   200.00 / 200.00 / 60.00
                           12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
   NO SERIAL
   clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
                                                                 78.50 / 78.50 / 212.39 *
  200.00 / 200.00 / 184.59 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
   NO SERIAL
  c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1 2
                                                                 78.50 / 78.50 / 237.92 *
                         12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  200.00 / 200.00 / 60.00
  NO SERIAL
  c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                                  78.50 / 78.50 / 239.36 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                                 78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
  NO_SERIAL
  c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                                78.50 / 78.50 / 237.92 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3 78.50 / 78.50 / 239.37
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3 78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1 4
                                                                 78.50 / 78.50 / 237.92 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
                                             Capacitance
                                                                Slew
                                                                               Sink
  Fanout
---Pin/Port
                        -> Net
                                              Limit / AdjLim / Actual Limit / AdjLim / Actual
  Limit / AdjLim / Actual
  c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                                 78.50 / 78.50 / 239.36 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
  NO SERIAL
  clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4
                                                                 78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
                                                                 78.50 / 78.50 / 237.91 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                                 78.50 / 78.50 / 239.37 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                                 78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79
                         12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                                78.50 / 78.50 / 237.92 *
```

```
12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                               78.50 / 78.50 / 239.37 *
c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
                        12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                               78.50 / 78.50 / 228.73 *
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                          12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 198.79
NO SERIAL
                                                         70.00 / 70.00 / 1011.00 * 301.00
                            -> dcd_succ_last_t1&0
y@C167:cs_invvv01c
/ 301.00 / 3294.02 * 12 / 12 / 1 1 KEEP_BTR
                                                      68.00 / 68.00 / 77.40 * 290.00 /
y@C1994:cs_invvn01c
                            -> N1531
290.00 / 286.02
                            2 2
                 12/ 12/
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
v@C2013:cs_invvn01c
                            -> N18&0
301.00 / 3608.92 *
                  12/
                        12/ 1 1
                            -> N146&0
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
y@C2082:cs_invvn01c
301.00 / 3604.78 * 12 /
                        12/ 1 1
                                                      261.00 / 261.00 / 271.46 * 290.00 /
y@C2194:cs_invvn07c
                            -> N1681
290.00 / 261.53
                 12/ 12/ 7 7
                                                           71.00 / 71.00 / 1044.40 *
                             -> iu_reset_op_c_t1&0
v@C2393:cs_nnd2v02c
290.00 / 290.00 / 3371.12 *
                           12/ 12/
                                                      68.00 / 68.00 / 125.56 * 290.00 /
                            -> N1815
v@C2425:cs invvn01c
290.00 / 451.90 * 12 /
                       12 /
                             1 1
                                                       85.00 / 85.00 / 97.67 * 290.00 /
                             -> N1435 --- ---
v@C2496:cs_nnd4n03c
290.00 / 353.82 *
                 12/ 12/ 5 5
                                                      133.00 / 133.00 / 150.69 * 290.00 /
v@C2646:cs invvn04c
                          -> N1645
290.00 / 275.60 12 / 12 / 6 6
500.00 / 500.00 / 540.60 -*-
                          12/ 12/ 2 2
290.00 / 290.00 / 258.01
                                                       996.00 /-996.00 / 1081.45 * 290.00
y@C2744:cs_invvn13c
                            -> N2086&0
                   12/-- 12/-- 7 -- 7 -- 7
/ 290.00 / 271.62
                                                      326.00 / 326.00 / 234.15
                                                                              290.00 /
y@C2800:cs_invvn08c
                            -> N1290
                       12 / 14 * 14
290.00 / 193.42
                  12 /
                                                       167.00 / 167.00 / 183.47 * 290.00 /
v@C2728rwr:cs invvn05c
                              -> N1097
                             4 4
290.00 / 266.58
                  12/
                       12 /
                                                      110.00 / 110.00 / 132.34 * 290.00 /
y@C2918:cs_nor2n04c
                             -> N2016
290.00 / 428.15 *
                 12/ 12/
                             1 1
                                                       797.00 / 797.00 / 402.55
                                                                               290.00 /
y@gbfocell_0:cs_invvn12c_
                             -> gbfonet_0
                       12 / 20 * 20
290.00 / 149.98
                  12 /
                                                           247.00 / 247.00 / 301.71 *
I2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
290.00 / 290.00 / 242.45
                          12 /
                               12 /
[BD-500900]: (W) There were 64 electrical violations.
  > checkfan
Electrical Violations in Network 'IDCDSUC'
                                            Capacitance
                                                                Slew
                                                                               Sink
Fanout
                                             Limit / AdjLim / Actual Limit / AdjLim / Actual
Pin/Port
                      -> Net
```

-> eu iu enter_slow_md

-> op_inq_stores

-> eu_iu_mmode

12/ 12/ 3 1

141.00 / 141.00 / 16.73 290.00

290.00 /

141.00 / 141.00 / 159.72 * 290.00 /

141.00 / 141.00 / 32.56

Limit / AdjLim / Actual

eu_iu_enter_slow_md

op_inq_stores 290.00 / 112.00

eu_iu_mmode

/ 290.00 / 352.00 * 12 / 12 / 1 1

```
290.00 / 326.00 * 12 / 12 / 2 1
du_iu_hold_aa req
                          -> du_iu hold aa reg
                                                     141.00 / 141.00 / 141.99 * 290.00
/ 290.00 / 424.00 *
                   12/
                       12/ 2 1
eu_iu_fpu_end_op
                          -> eu_iu_fpu_end_op
                                                       141.00 / 141.00 / 30.80
                                                                              290.00 /
290.00 / 339.00 *
                  12/
                        12 / 1 1
eu_iu_misc_hold
                         -> eu_iu_misc_hold
                                                    141.00 / 141.00 / 19.15 290.00 /
290.00 / 332.00 *
                  12/
                       12 / 1 1
op_mcend_raw
                          -> op mcend raw
                                                      141.00 / 141.00 / 144.35 * 290.00 /
290.00 / 91.00
                12 / 12 / 3 1
clkg
                    -> clkg
                                           141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
60.00
         12/
              12/ 3 1
du_iu_quiesced
                         -> du_iu_quiesced
                                                    141.00 / 141.00 / 20.50 290.00 /
290:00 / 338.00 *
                  12/
                      12 / 1 1
iq_empty
                      -> iq_empty
                                               141.00 / 141.00 / 170.11 * 290.00 / 290.00
/ 116.00
           12/ 12/
                      4 1
gptr_scan_in
                       -> gptr_scan_in
                                                 141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00
       12/
             12 /
gptr_a_clk
                      -> gptr a clk
                                               141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
       12/
             12/
0.00
gptr_b_clk
                      -> gptr_b_clk
                                               141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
0.00 12/ 12/ 1 1
                                            141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
clkq2
                     -> clka2
60.00 12 / 12 / 3 1
                                                     141.00 / 141.00 / 15.67 290.00
eu_iu_fxu_exc_cond
                          -> eu_iu_fxu_exc_cond
/ 290.00 / 390.00 * 12 / 12 / 1 ... 1
du_iu_store_status(2) -> du_iu_store_status(2)
                                                       141.00 / 141.00 / 16.89 - 290.00 /
290.00 / 500.00 * 12 / 12 / 1 1
eu_iu_srlz_op_actn(0) -> eu_iu_srlz_op_actn(0)
                                                    141.00 / 141.00 / 47.57 290.00 /
290.00 / 374.00 * 12 / 12 / 2 1
                                                   141.00 / 141.00 / 47.57 290.00 /
eu_iu_srlz_op_actn(1)
                        -> eu_iu_srlz_op_actn(1)
290.00 / 341.00 * 12 / 12 / 2 1
num_dcd_cyl(1)
                        -> num_dcd_cyl(1) 141.00 / 141.00 / 318.91 * 290.00 /
290.00 / 80.00 12 / 12 / 1 1
eu_iu_srlz_op_encode(0)
                            -> eu_iu_srlz_op_encode(0) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 401.00 *
                          12 / 12 / 1 1
eu_iu_srlz_op_encode(1)
                           -> eu_iu_srlz_op_encode(1)
                                                         141.00 / 141.00 / 16.89
290.00 / 290.00 / 400.00 *
                          12 / 12 / 1 1
eu iu srlz op encode(2)
                            -> eu_iu_srlz_op_encode(2) 141.00 / 141.00 / 16.89
290.00 / 290.00 / 420.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(3)
                            -> eu_iu_srlz_op_encode(3)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 302.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(4)
                            -> eu_iu_srlz_op_encode(4)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 406.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(5)
                            -> eu_iu_srlz_op_encode(5)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 373.00 *
                          12/ 12/ 1 1
eu iu srlz op encode(6)
                           -> eu_iu_srlz_op_encode(6)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 354.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(7)
                           -> eu_iu_srlz_op_encode(7)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 398.00 *
                          12 / 12 / 1 1
eu iu srlz op encode(8)
                           -> eu_iu_srlz_op_encode(8)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 367.00 *
                          12 / 12 / 1 1
eu_iu_srlz_op_encode(9)
                            -> eu_iu_srlz_op_encode(9)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 323.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(11)
                            -> eu_iu_srlz_op_encode(11)
                                                          141.00 / 141.00 / 16.89
290.00 / 290.00 / 500.00 *
                          12/ 12/ 1 1
```

```
78.50 / 78.50 / 220.92 *
         c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
         200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
                                                                   78.50 / 78.50 / 222.27 *
         c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
         200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 212.39 *
         clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
         200.00 / 200.00 / 184.59 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 237.92 *
         c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 239.36 *
         c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 228.73 *
         cika@slow_mode.clockblock_1:cb_cik_3 -> slow_mode.clka_2
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 237.92 *
         c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
                                                                   78.50 / 78.50 / 239.37 *
       c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
       200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
       NO SERIAL
        clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3 78.50 / 78.50 / 228.73
 200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC.NO_PARALLEL
         NO_SERIAL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
   NO_SERIAL
                                                                   78.50 / 78.50 / 237.92 *--
        200.00 / 200.00 / 60.00 ... 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
            - Capacitance Slew Sink
         Fanout
                                                Limit / AdjLim / Actual Limit / AdjLim / Actual
         Pin/Port
                             -> Net
         Limit / AdjLim / Actual
                                                                   78.50 / 78.50 / 239.36 *
         c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 228.73 *
         clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
                                                                    78.50 / 78.50 / 237.91 *
         c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                    78.50 / 78.50 / 239.37 *
         c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO SERIAL
                                                                   78.50 / 78.50 / 228.73 *
         clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
         200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
         NO_SERIAL
         c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                                   78.50 / 78.50 / 237.92 *
         200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
          NO SERIAL
                                                                   78.50 / 78.50 / 239.37 *
          c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
          200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
```

```
NO SERIAL
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                                                               78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
v@C167:cs invvv01c
                                                          70.00 / 70.00 / 1011.00 * 301.00
                            -> dcd_succ_last t1&0
/ 301.00 / 3294.02 *
                    12 / 12 / 1 1 KEEP_BTR
y@C1994:cs_invvn01c
                             -> N1531
                                                      68.00 / 68.00 / 77.40 * 290.00 /
290.00 / 286.02
                  12/ 12/
                             2 2
y@C2013:cs_invvn01c
                             -> N18&0
                                                      68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3608.92 *
                  12 /
                         12 / 1 1
y@C2082:cs_invvn01c
                             -> N146&0
                                                       68.00 / 68.00 / 1011.00 * 301.00 /
301.00 / 3604.78 * 12 /
                         12 / 1 1
v@C2194:cs invvn07c
                             -> N1681
                                                      261.00 / 261.00 / 271.46 * 290.00 /
290.00 / 261.53
                 12 / 12 / 7 7
y@C2393:cs_nnd2v02c
                             -> iu_reset_op_c_t1&0
                                                           71.00 / 71.00 / 1044.40 *
290.00 / 290.00 / 3371.12 *
                           12/ 12/ 3 3
y@C2425:cs_invvn01c
                             -> N1815
                                                      68.00 / 68.00 / 125.56 * 290.00 /
290.00 / 451.90 * 12 /
                        12/ 1 1
y@C2496:cs_nnd4n03c
                             -> N1435
                                                       85.00 / 85.00 / 97.67 * 290.00 /
290.00 / 353.82 * 12 /
                        12/ 5 5
v@C2646:cs_invvn04c
                             -> N1645
                                                     133.00 / 133.00 / 150.69 * 290.00 /
                 12/ 12/ 6 6
290.00 / 275.60
                       -> dsucc_or_agi&0
y@C2726:cs nnd2n11c
                                                        500.00 / 500.00 / 540.60 *
                        12/ 12/ 2 2
290.00 / 290.00 / 258.01
v@C2744:cs invvn13c
                          -> N2086&0
                                                       996.00 / 996.00 / 1081.45 * 290.00
/ 290.00 / 271.62
                   12/ 12/ 7 7
y@C2800:cs_invvn08c
                        -> N1290
                                                     326.00 / 326.00 / 234.15 290.00 /
290.00 / 193.42
                  12/ 12/ 14*14
v@C2728rwr:cs_invvn05c
                                                    167.00 / 167.00 / 183.47 * 290.00 /
                             -> N1097
                      12/...4 4
290.00 / 266.58 12 /
v@C2918:cs nor2n04c
                         -> N2016
                                                  110.00 / 110.00 / 132.34 * 290.00 /
290.00 / 428.15 * 12 /
                       12/ 1 1
y@gbfocell_0:cs_invvn12c
                             -> gbfonet_0
                                                      797.00 / 797.00 / 402.55 290.00 /
290.00 / 149.98
                 12 / 12 / 20 * 20
l2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
                                                           247.00 / 247.00 / 301.71 *
290.00 / 290.00 / 242.45
                          12/
                               12/ 8 8
[BD-500900]: (W) There were 64 electrical violations.
  > nextbox fastslew
>>]: nextbox( fastslew );
[BD-500000]: fastslew CMVC version 1.9 compiled on Apr 13 1999 at 18:30:51
[BD-501600]: 7 gates repowered.
  > checkfan
Electrical Violations in Network 'IDCDSUC'
                                            Capacitance
                                                               Slew
                                                                              Sink
Fanout
Pin/Port
                      -> Net
                                             Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdiLim / Actual
eu_iu_enter_slow_md
                            -> eu_iu_enter_slow_md
                                                          141.00 / 141.00 / 16.73 290.00
/ 290.00 / 352.00 * 12 / 12 / 1 1
op ing stores
                        -> op_inq_stores
                                                   141.00 / 141.00 / 159.72 * 290.00 /
```

290.00 / 112.00

12/

12/ 3 1

```
141.00 / 141.00 / 32.56 290.00 /
                          -> eu iu mmode
eu iu_mmode
                  12/ 12/ 2 1
290.00 / 326.00 *
                                                        141.00 / 141.00 / 141.99 * 290.00
                           -> du_iu_hold_aa_req
du_iu_hold_aa_req
/ 290.00 / 424.00 *
                   12/ 12/ 2 1
                                                        141.00 / 141.00 / 30.80
                                                                                290.00 /
                           -> eu_iu_fpu_end_op
eu iu fpu end op
                  12/
                       12 / 1 1
290.00 / 339.00 *
                                                      141.00 / 141.00 / 19.15 290.00 /
                          -> eu_iu_misc_hold
eu_iu_misc_hold
290.00 / 332.00 *
                        12/ 1 1
                                                       141.00 / 141.00 / 144.35 * 290.00 /
op mcend_raw
                          -> op_mcend_raw
                 12/ 12/ 3 1
290.00 / 91.00
                                            141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clka
clkg
60.00
        12/ 12/
                    3 1
                                                      141.00 / 141.00 / 20.50 290.00 /
                         -> du_iu_quiesced
du_iu_quiesced
290.00 / 338.00 *
                  12/
                       12/ 1 1
                                                 141.00 / 141.00 / 170.11 * 290.00 / 290.00
                       -> iq_empty
iq_empty
/ 116.00
           12/
               12 /
                                                   141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                        -> gptr_scan_in
gptr_scan_in
             12/
       12/
                   1
0.00
                                                 141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                       -> gptr_a_clk
gptr_a_clk
       12/
             12/
0.00
                                                141.00 / 141.00 / 1011.00 * 0.00 / 0.00 /
                       -> gptr_b_clk
qptr_b_clk
       12/ 12
0.00
                                   141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clka2
clkg2
141.00 / 141.00 / 15.67 290.00 ---
                           -> eu_iu_fxu_exc_cond
/ 290.00 / 390.00 * 12./ 12./ 1 . 1
                                                        141.00 / 141.00 / 16.89
                                                                                 290.00 /
du_iu_store_status(2) -> du_iu_store_status(2)
290.00 / 500.00 * 12 / 12 / 1 1
                                                       141.00 / 141.00 / 47.57
                                                                                 290.00: /.
eu_iu_srlz_op_actn(0) -> eu_iu_srlz_op_actn(0)
290.00 / 374.00 * 12 / 12 / 2 1
                                                         141.00 / 141.00 / 47.57
                                                                                 290.00 /
                           -> eu_iu_srlz_op_actn(1)
eu iu srlz_op_actn(1)
290.00 / 341.00 * 12 /
                        12/ 2 1
                                                      141.00 / 141.00 / 318.91 * 290.00 /
                          -> num_dcd_cyl(1)
num dcd cvl(1)
290.00 / 80.00
                 12 / 12 / 1 1
                                                             141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(0)
                             -> eu iu srlz op_encode(0)
290.00 / 290.00 / 401.00 *
                           12/ 12/ 1 1
                                                            141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(1)
eu iu srlz op encode(1)
290.00 / 290.00 / 400.00 *
                           12/ 12/ 1 1
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(2)
eu_iu_srlz_op_encode(2)
                           12/ 12/ 1 1
290.00 / 290.00 / 420.00 *
                                                             141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(3)
                             -> eu_iu_srlz_op_encode(3)
                           12/ 12/ 1 1
290.00 / 290.00 / 302.00 *
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(4)
eu_iu_srlz_op_encode(4)
290.00 / 290.00 / 406.00 *
                           12/ 12/ 1 1
                                                             141.00 / 141.00 / 16.89
eu iu srlz op_encode(5)
                             -> eu_iu_srlz_op_encode(5)
                           12/ 12/ 1 1
290.00 / 290.00 / 373.00 *
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(6)
eu_iu_srlz_op_encode(6)
                           12/ 12/ 1 1
290.00 / 290.00 / 354.00 *
                                                             141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(7)
                             -> eu_iu_srlz_op_encode(7)
290.00 / 290.00 / 398.00 *
                           12/ 12/ 1 1
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(8)
eu_iu_srlz_op_encode(8)
                           12/ 12/ 1 1
290.00 / 290.00 / 367.00 *
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(9)
eu iu srlz op encode(9)
290.00 / 290.00 / 323.00 *
                           12/ 12/ 1 1
                                                             141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(11)
eu_iu_srlz_op_encode(11)
```

```
290.00 / 290.00 / 500.00 * 12 / 12 / 1 1
  c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1 78.50 / 78.50 / 220.92 *
  200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
                                                            78.50 / 78.50 / 222.27 *
  200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
                                                            78.50 / 78.50 / 212.39 *
  200.00 / 200.00 / 184.59 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
                                                            78.50 / 78.50 / 237.92 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  c2@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                                                            78.50 / 78.50 / 239.36 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
                                                            78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                           78.50 / 78.50 / 237.92 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
 c2@slow_mode.clockblock_2:cb_clk_32_-> slow_mode.c2_3 78.50 / 78.50 / 239.37 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
 clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka_3 78.50 / 78.50 / 228.73 *
 200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
                                                            78.50 / 78.50 / 237.92 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
                                                           Slew
                                          Capacitance
 Fanout
 Pin/Port
                     -> Net
                                          Limit / AdjLim / Actual Limit / AdjLim / Actual
  Limit / AdjLim / Actual
 c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                            78.50 / 78.50 / 239.36 *
  200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka 4
                                                            78.50 / 78.50 / 228.73 *
  200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO PARALLEL
 NO SERIAL
 c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
                                                            78.50 / 78.50 / 237.91 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO_SERIAL
  c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5
                                                            78.50 / 78.50 / 239.37 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
  NO SERIAL
  clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
                                                           78.50 / 78.50 / 228.73 *
 NO SERIAL
 c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1
                                                           78.50 / 78.50 / 237.92 *
 200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP BTR KEEP BHC NO PARALLEL
  NO SERIAL
  c2@slow_mode.clockblock 5:cb clk 32 -> slow mode.c2
                                                           78.50 / 78.50 / 239.37 *
```

```
12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                                 78.50 / 78.50 / 228.73 *
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                          12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 198.79
NO_SERIAL
                            -> dcd_succ_last_t1&0
                                                           638.00 / 638.00 / 1011.00 *
y@C167:cs_invvv11e
                           12/ 12/ 1 1 KEEP_BTR
301.00 / 301.00 / 300.47
                                                       68.00 / 68.00 / 77.40 * 290.00 /
y@C1994:cs_invvn01c
                             -> N1531
290.00 / 286.02
                        12/ 2 2
                  12/
                                                       796.00 / 796.00 / 1011.00 * 301.00 /
                             -> N18&0
y@C2013:cs_invvn12d
301.00 / 279.84
                  12 /
                             1 1
                                                        796.00 / 796.00 / 1011.00 * 301.00 /
v@C2082:cs_invvn12d
                             -> N146&0
                             1 1
301.00 / 281.78
                  12/
                        12/
                                                       261.00 / 261.00 / 271.46 * 290.00 /
                             -> N1681
y@C2194:cs_invvn07c
290.00 / 261.53
                  12/
                        12/ 7 7
                                                             813.00 / 813.00 / 1044.40 *
y@C2393:cs_nnd2v13d
                              -> iu_reset_op_c_t1&0
290.00 / 290.00 / 267.22
                           12/ 12/
                                      3 3
                                                       133.00 / 133.00 / 150.69 * 290.00 /
y@C2646:cs_invvn04c
                             -> N1645
290.00 / 275.60
                 12/
                       12/ 6 6
v@C2726:cs_nnd2n11c
                              -> dsucc_or_agi&0
                                                           500.00 / 500.00 / 540.60 *
                           12/ 12/ 2 2
290.00 / 290.00 / 258.01
                             -> N2086&0
                                                        996.00 / 996.00 / 1081.45 * 290.00
y@C2744:cs_invvn13c
/ 290.00 / 269.95 12 /
                         12/ 7 7
                                                      ..326.00 / 326.00 / 234.15 | 290.00 /
                             -> N1290
v@C2800:cs invvn08c
290.00 / 193.42 12 / 12 / 14 * 14
                              -> N1097
                                                     ___ 167.00 / 167.00 / 183.47 * 290.00 /
y@C2728rwr:cs_invvn05c
290.00 / 266.58 12 / 12 / 4 4
                                                        797.00 / 797.00 / 402.55 290.00 /
                              -> gbfonet_0
y@gbfocell_0:cs_invvn12c
290.00 / 149.98 12 / 12 / 20 * 20
                                                             247.00 / 247.00 / 301.71
l2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
290.00 / 290.00 / 242.45
                           12/
                                12/88
[BD-500900]: (W) There were 61 electrical violations.
  > write_end_point_report -points 2
[ET-0018]: >Begin...New EndPoint Report
       for file /tmp/end_point_report..92476.
[ET-0019]: <End.....New Endpoint Report.
Sun Apr 18 22:09:47 1999
Part: IDCDSUC
                                     EDA EinsTimer EndPoint Report
Mode: Late Mode / Nominal
Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999
Min. Slack: -1.13427E+38
                                  Max. Slack: 1.13427E+38
                               Max. Endpoints: 2
Sort Field: Slack
                       Abbreviation Comparison/Description
 Cause of Slack
                                   Slack due to a point downstream on path
                        SlkCont
 Slack Continuation
                                   ( ARRIVAL TIME < REQUIRED ARRIVAL TIME)
                         RAT
 Required Arrival Time
                                       ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL
 Asserted Required Arrival Time AssrtRAT
TIME)
                                    ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK
                         ClkGSet
 Clock Gating Setup
ARRIVAL TIME + ADJUST )
                        CIkGHId
                                   ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK
 Clock Gating Hold
ARRIVAL TIME + ADJUST )
                                      ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
                           CIKTPW
 Clock Tree Pulse Width
```

	TRAILING EDGE ) Setup Setup	( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME +
	ADJUST)	( DATA ATTIVAL TIME + SETOF < CLOCK ANNIVAL TIME +
	Hold (ADJUST)	DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME +
	EndOfCycle EndOfC ADJUST)	( DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME +
	ClockPulseWidth ClkPW TRAILING EDGE )	( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK
	ClockSeparation ClkSep ARRIVAL TIME + ADJUST)	( CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2
	· · · · · · · · · · · · · · · · · · ·	( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM
	Arrival Time Limiting ATLimi	t Slack discontinuity due to failed test
	Num/ Test PinName NetName	LimitedAT/ Delay/ Failed Test/ E Phase AT Slack Slew CL FO Cell P Func T.Adj
	1 eu_dsbl_aftr.reg_n.lat_0/a 47 N1013	F C3+R 1761 -448 88 31 1 cl_invvn 07d SRL
المنازعين فالمعارب المست	Setup eu_dsbl_aftr.reg_n.lat_0/c1	F_C3- 160 - 60 221_13 cl_invvn 07d
	1200 slow_mode.c1_1	F C2 D 1761 440 00 04 4
	>{a} C2856/y 0 N1013	F C3+R 1761 -448 88 31 1 cs_nnd2n 02c NAND
	> C2856/b	R C3+R 1699 -448 104 17 1 cs_nnd2n 02c NAND
	62 N522	TOOTT 1000- 440 TO TO TO TO TOO TOO TOO TOO TOO TOO TO
		R C3+R 1699 -448 104 17 1 cs_nnd2n 02c NAND
	0 N522	and the second of the second o
	> C2833/b	F C3+R 1625 -448 129 234 14 cs_nnd2n 02c NAND
	74 N1290	
e e e e e e e e e e e e e e e e e e e	> C2800/y 0 N1290	F C3+R 1625 -448 129 234 14 cs_invvn 08c NOT
	> C2800/a	R C3+R 1533 -448 170 37 1 cs_invvn 08c NOT
	92 N1648	11 C5+11 1333 -446 170 37 1 C5_IIIVVII 00C NOT
	>{c} C2779/y	R C3+R 1533 -448 170 37 1 cs_nnd2n 02c NAND
- 14 <b>-</b>	0 N1648	
	> C2779/b	F C3+R 1419 -448 164 151 6 cs_nnd2n 02c NAND
	114 N1645	F.00 B. 4440 440 401 474 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	> C2646/y N1645	F C3+R 1419 -448 164 151 6 cs_invvn 04c NOT 0
	> C2646/a	R C3+R 1305 -448 110 21 1 cs_invvn 04c NOT
	114 N1746	11 00+11 1000 -440 110 21 1 CS_IIIVVII 04C NOT
	>{d} C2620/y	R C3+R 1305 -448 110 21 1 cs_nnd2n 02c NAND
	0 N1746	
	> C2620/a	F C3+R 1230 -448 133 67 4 cs_nnd2n 02c NAND
	75 N1740	5 00 B 4000 440 400 400 400 400 400 400 4
	> C2602/y	F C3+R 1230 -448 133 67 4 cs_invvn 02c NOT 0
	N1740 > C2602/a	P.C2.P. 1125 .449 146 27 2 co incern 00c NOT
	95 N905	R C3+R 1135 -448 146 37 2 cs_invvn 02c NOT
	>{e} C2546/y	R C3+R 1135 -448 146 37 2 cs_nnd2n 02c NAND
	0 N905	
	> C2546/a	F C3+R 1045 -448 96 17 1 cs_nnd2n 02c NAND

	90 N1647	E C2 D 1045 449 06 17 1 or ipper 010 NOT 0
	> C1928/y N1647	F C3+R 1045 -448 96 17 1 cs_invvn 01c NOT 0
	> C1928/a	R C3+R 988 -448 390 16 1 cs_invvn 01c NOT 57
	eu_iu_fxu_exc_cond&0 > BOX665/OUT	R C3+R 988 -448 390 16 1 IOPAD IOPAD
	0 eu_iu_fxu_exc_cond&0 > BOX665/IN	R C3+R 988 -448 390 16 1 IOPAD IOPAD 0
	eu_iu_fxu_exc_cond> eu_iu_fxu_exc_cond eu_iu_fxu_exc_cond	R C3+R 988 -448 390 16 1 Pl 0
		F C3+R 1761 -448 88 31 1 cl_invvn 07d SRL
,	Setup eu_frc_milli.reg_n.lat_0/c1 1200 slow_mode.c1_5	F C3- 160 60 238 14 cl_invvn 07d
	>{a} C2857/y 0 N994	F C3+R 1761 -448 88 31 1 cs_nnd2n 02c NAND
	> C2857/b	R C3+R 1699 -448 104 17 1 cs_nnd2n 02c NAND
	62 N505 >{b} C2834/y	R C3+R 1699 -448 104 17 1 cs_nnd2n 02c NAND
	0 N505	The property of the second sec
	> C2834/b	F C3+R 1625 -448 129 234 14 cs_nnd2n 02c NAND
•	74 N1290	F C3+R 1625 -448 129 234 14 cs_invvn 08c NOT
	> C2800/y 0 N1290	F C3+n 1023 -446 129 234 14 C3_IIIVVII 00C IVO1
	> C2800/a	R C3+R 1533 -448 170 37 1 cs_invvn 08c NOT
	92 N1648	17. 17. 17. 17. 17. 17. 17. 17. 17. 17.
	>{c} C2779/y 0 N1648	R C3+R 1533 -448 170 37 1 cs_nnd2n 02c NAND
	> C2779/b	F C3+R 1419 -448 164 151 6 cs_nnd2n 02c NAND
	114 N1645 > C2646/y	F C3+R 1419 -448 164 151 6 cs_invvn 04c NOT 0
	N1645	
	> C2646/a	R C3+R 1305 -448 110 21 1 cs_invvn 04c NOT
	114 N1746 >{d} C2620/y	R C3+R 1305 -448 110 21 1 cs_nnd2n 02c NAND
	0 N1746 > C2620/a	F C3+R 1230 -448 133 67 4 cs_nnd2n 02c NAND
	75 N1740 > C2602/y	F C3+R 1230 -448 133 67 4 cs_invvn 02c NOT 0
	N1740 > C2602/a	R C3+R 1135 -448 146 37 2 cs_invvn 02c NOT
	95 N905 >{e} C2546/y	R C3+R 1135 -448 146 37 2 cs_nnd2n 02c NAND
	0 N905	F C3+R 1045 -448 96 17 1 cs_nnd2n 02c NAND
	> C2546/a 90 N1647	F C3+N 1045 -446 90 17 1 C3_1110211 02C 14/ND
	> C1928/y	F C3+R 1045 -448 96 17 1 cs_invvn 01c NOT 0
	N1647	R C3+R 988 -448 390 16 1 cs_invvn 01c NOT 57
	> C1928/a eu_iu_fxu_exc_cond&0	R C3+R 988 -448 390 16 1 cs_invvn 01c NOT 57
	> BOX665/OUT  0 eu_iu_fxu_exc_cond&0	R C3+R 988 -448 390 16 1 IOPAD IOPAD

and the state of t

R C3+R 988 -448 390 16 1 PI

0

```
> idm::get active network
> idm::foreach_proto_pin po -protobox __CiType_16_30a98de8...
 > idm::object_name __CiType_17_30aac34c
 > idm::get_net_from_proto_pin __CiType_17_30aac34c
  > idm::object_name __CiType_20_3057fc90
 > idm::object_name __CiType_17_30aac328
 > idm::get_net_from_proto_pin __CiType_17_30aac328
  > idm::object_name __CiType_20_30590568
 > idm::get_net_from_proto_pin __CiType_17_30aac304
  > idm::object_name __CiType_20_3058f6e0
 > idm::object_name __CiType_17_30aac2e0
> idm::get_net_from_proto_pin __CiType_17_30aac2e0
> idm::object_name __CiType_20_3057f6c8
> idm::object_name __CiType-17_30aac2bc
> idm::get_net_from_proto_pin __CiType_17_30aac2bc
 > idm::object_name __CiType 20 3057fe48
> idm::object_name __CiType_17_30aac298
> idm::get_net_from_proto_pin __CiType_17_30aac298
  > idm::object_name __CiType_20_3059af68
> idm::object_name __CiType_17_30a4bda8
> idm::get_net_from_proto_pin __CiType_17_30a4bda8
 > idm::object_name __CiType_20_3059ae78
 > idm::object_name __CiType_17_30a4bd84
> idm::get_net_from_proto_pin __CiType_17_30a4bd84
 > idm::object_name __CiType_20_3057fd58
> idm::object_name __CiType_17_30a4bd60
> idm::get_net_from_proto_pin __CiType_17_30a4bd60
  > idm::object_name __CiType_20_30568e50
> idm::object_name __CiType_17_30a4bd3c
> idm::get_net_from_proto_pin __CiType_17_30a4bd3c
  > idm::object_name __CiType_20_3057fcb8
> idm::object_name __CiType 17 30a4bd18
> idm::get_net_from_proto_pin __CiType_17_30a4bd18
  > idm::object_name __CiType_20_3057fdf8
> idm::object_name __CiType_17_30a4bcf4
> idm::get_net_from_proto_pin __CiType_17_30a4bcf4
  > idm::object_name __CiType_20_3057f6a0
> idm::object_name __CiType_17_30a4bcd0
> idm::get_net_from_proto_pin __CiType_17_30a4bcd0
  > idm::object_name __CiType_20_3056a2c8
> idm::object_name __CiType_17_30a4bcac
> idm::get_net_from_proto_pin __CiType_17_30a4bcac
  > idm::object_name __CiType_20_30568d88
> idm::object_name __CiType_17_30a4bc88
> idm::get_net_from_proto_pin __CiType_17_30a4bc88
```

> idm::object_name __CiType_20_3057ff60
> idm::object_name __CiType_17_30a4bc64

> idm::get_net_from_proto_pin __CiType_17_30a4bc64

```
> idm::object_name __CiType_20_3058fe60
   > idm::object_name __CiType_17_30a4bc40
   > idm::get_net_from_proto_pin __CiType_17_30a4bc40
    > idm::object_name __CiType_20_3057fdd0
   > idm::object_name __CiType_17_30a4bc1c
   > idm::get_net_from_proto_pin __CiType_17_30a4bc1c
    > idm::object_name __CiType_20_3057f678
   > idm::object_name __CiType_17_30a4bbf8
   > idm::get_net_from_proto_pin __CiType_17_30a4bbf8
    > idm::object_name __CiType_20_3058f960
   > idm::object_name __CiType_17_30a4bbb0
   > idm::get_net_from_proto_pin __CiType_17_30a4bbb0
    > idm::óbject_name __CiType_20_3057fa60
   > idm::object_name __CiType_17_30a4bb8c
   > idm::get_net_from_proto_pin __CiType_17_30a4bb8c
    > idm::object_name __CiType_20_3057f628
   > idm::object_name __CiType_17_30a4bb44
   > idm::get_net_from_proto_pin __CiType_17_30a4bb44
    > idm::object_name __CiType_20_3057fa38
   > idm::object_name __CiType_17_30a4bb20
   > idm::get_net_from_proto_pin __CiType_17_30a4bb20
    > idm::object_name __CiType_20_3057fc68_
   > idm::object_name __CiType_17_30a4bad8
   > idm::get_net_from_proto_pin __CiType_17_30a4bad8
 >-idm::object_name __CiType_20_3057f600
   > idm::object_name __CiType_17_30a4bab4
   > idm::get_net_from_proto_pin __CiType_17_30a4bab4 ___
 > idm::object_name __CiType_20_3057fa10
   > idm::object_name __CiType_17_30a4ba90
> idm::get_net_from_proto_pin__CiType_17_30a4ba90
    > idm::object_name __CiType_20_3057fd80
   > idm::object_name __CiType_17_30a4ba6c
   > idm::get_net_from_proto_pin __CiType_17_30a4ba6c
    > idm::object_name __CiType_20_30568c98
   > idm::object_name __CiType_17_30a4ba48
   > idm::get_net_from_proto_pin __CiType_17_30a4ba48
    > idm::object_name __CiType_20_3057f650
   > idm::object_name __CiType_17_30a4ba24
   > idm::get_net_from_proto_pin __CiType_17_30a4ba24
     > idm::object_name __CiType_20_3057f7b8
   > idm::object_name __CiType_17_30a4ba00
   > idm::get_net_from_proto_pin __CiType_17_30a4ba00
     > idm::object_name __CiType_20_3058fbb8
   > idm::object_name __CiType_17_30a4b9dc
   > idm::get_net_from_proto_pin __CiType_17_30a4b9dc
     > idm::object_name __CiType_20_3059b1c0
    > idm::object_name __CiType_17_30a4b9b8
    > idm::get_net_from_proto_pin __CiType_17_30a4b9b8
     > idm::object_name __CiType_20_3057f808
    > idm::object_name __CiType_17_30a4b994
    > idm::get_net_from_proto_pin __CiType_17_30a4b994
     > idm::object_name __CiType_20_3059b648
    > idm::object_name __CiType_17_30a4b970
    > idm::get_net_from_proto_pin __CiType_17_30a4b970
     > idm::object_name __CiType_20_3057fec0
```

```
> idm::object_name __CiType_17_30a4b94c
> idm::get_net_from_proto_pin __CiType_17_30a4b94c
 > idm::object_name __CiType_20_3057fda8
```

> idm::get_net_from_proto_pin __CiType_17_30a4b928 > idm::object_name __CiType_20_3059b7d8

> idm::object_name __CiType_17_30a4b904

> idm::get_net_from_proto_pin __CiType_17_30a4b904 > idm::object_name __CiType 20 3057ff10

> idm::object_name __CiType_17_30a4b8bc

> idm::get_net_from_proto_pin __CiType 17 30a4b8bc

> idm::object_name __CiType_20_3059b8f0

> idm::object_name __CiType_17_30a4b898

> idm::object_name __CiType_20_30590540

> idm::object_name __CiType_17_30a4b874

> idm::get_net_from_proto_pin __CiType_17_30a4b874

> idm::object_name __CiType_20_3057f790

> idm::object_name __CiType_17_30a4b850

> idm::get_net_from_proto_pin __CiType_17_30a4b850

> idm::object_name CiType 20 3057fe70

> idm::object_name __CiType_17_30a4b82c

> idm::get_net_from_proto_pin __CiType_17_30a4b82c

> idm::object_name __CiType_20_3057f998

> idm::object_name __CiType_17_30a4b808

> idm::get_net_from_proto_pin CiType 17 30a4b808

> idm::object_name __CiType_20_3057f970

> idm::object_name __CiType_17_30a4b7e4

> idm::get_net_from_proto_pin __CiType_17_30a4b7e4
> idm::object_name __CiType_20_3057f948

> idm::object_name __CiType_17_30a4b7c0__

> idm::get_net_from_proto_pin __CiType_17_30a4b7c0

> idm::object_name __CiType_20_3057f920

> idm::object_name __CiType_17_30a4b79c.

> idm::object_name __CiType_20_3057f8d0

> idm::object_name __CiType_17_30a4b778

> idm::get_net_from_proto_pin __CiType_17_30a4b778

> idm::object_name __CiType_20_3057f880

> idm::object_name __CiType_17_30a4b754

> idm::get_net_from_proto_pin __CiType_17_30a4b754

> idm::object_name __CiType_20_3057f858

> idm::object_name __CiType_17_30a4b730

> idm::get_net_from_proto_pin __CiType_17_30a4b730

> idm::object_name __CiType_20_3057f830

> idm::object_name __CiType_17_30a4b70c

> idm::object_name __CiType_20_3057fc40

> idm::object_name __CiType_17_30a4b6e8

> idm::object_name __CiType_20_3057fc18

> idm::object_name __CiType_17_30a4b6c4

> idm::get_net_from_proto_pin __CiType_17_30a4b6c4

> idm::object_name __CiType_20_3057fbf0

> idm::object_name __CiType_17_30a4b6a0

```
> idm::get_net_from_proto_pin __CiType_17_30a4b6a0
> idm::object_name __CiType_20_3057fbc8
> idm::object_name __CiType_17_30a4b67c
> idm::get_net_from_proto_pin __CiType_17_30a4b67c
> idm::object_name __CiType_20_3057fba0
> idm::object_name __CiType_17_30a4b634
> idm::get_net_from_proto_pin __CiType_17_30a4b634
 > idm::object_name __CiType_20_3057fb78
> idm::object_name __CiType_17_30a4b5ec
> idm::get_net_from_proto_pin __CiType_17_30a4b5ec
 > idm::object_name __CiType_20_3057fb50
> idm::object_name__CiType_17_30a4b5c8
> idm::get_net_from_proto_pin __CiType_17_30a4b5c8
 > idm::object_name __CiType_20_3057fb28
> idm::object_name __CiType_17_30a4b580
> idm::get_net_from_proto_pin __CiType_17_30a4b580
 > idm::object_name __CiType_20_3057fb00
> idm::object_name __CiType_17_30a4b55c
> idm::get_net_from_proto_pin __CiType_17_30a4b55c
 > idm::object_name __CiType_20_3057fad8
> idm::object_name __CiType_17_30a4b538
> idm::get_net_from_proto_pin __CiType_17_30a4b538.
> idm::object_name __CiType_20_3057fab0____
> idm::object_name__CiType_17_30a4b514 ...
> idm::get_net_from_proto_pin___CiType_17_30a4b514
 > idm::object_name __CiType_20_3057fa88
> idm::object_name __CiType_17_30a4b4f0
> idm::get_net_from_proto_pin-__CiType_17_30a4b4f0
 > idm::object_name ___CiType_20_3057f9e8
> idm::object_name __CiType_17_30a4b4cc
> idm::get_net_from_proto_pin __CiType_17_30a4b4cc
 > idm::object_name __CiType_20_3057f9c0
> idm::object_name __CiType_17_30a4b4a8
> idm::get_net_from_proto_pin __CiType_17_30a4b4a8
 > idm::object_name __CiType_20_3057fd08
> idm::get_net_from_proto_pin __CiType_17_30a4b484
 > idm::object_name __CiType_20_3057fce0
> idm::get_net_from_proto_pin __CiType_17_30a4b460
 > idm::object_name __CiType_20_3057f5d8
> idm::object_name __CiType_17_30a4b43c
> idm::get_net_from_proto_pin __CiType_17_30a4b43c
 > idm::object_name __CiType_20_3057f5b0
> idm::object_name __CiType_17_30a4b418
> idm::get_net_from_proto_pin __CiType_17_30a4b418
 > idm::object_name __CiType_20_3057f588
> idm::object_name __CiType_17_30a4b3f4
> idm::get_net_from_proto_pin __CiType_17_30a4b3f4
 > idm::object_name__CiType_20_3057f560
> idm::object_name __CiType_17_30a4b3d0
> idm::get_net_from_proto_pin __CiType_17_30a4b3d0
 > idm::object_name __CiType_20_3057f718
> idm::object_name __CiType_17_30a4b3ac
> idm::get_net_from_proto_pin __CiType_17_30a4b3ac
```

```
> idm::object_name __CiType_20_3057f6f0
    > idm::object_name __CiType_17_30a4b364
    > idm::object_name __CiType_20_3057f768
    > idm::object_name __CiType_17_30a4b340
    > idm::get_net_from_proto_pin __CiType_17_30a4b340
     > idm::object_name __CiType_20_3057f740
  > dfstree {delbrkpt ALL }
   > delbrkpt ALL
[delbrkpt]: CMVC version 1.21 compiled on Mar 10 1999 at 05:04:49.
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[delbrkpt]: Removed 180 BRKPT gates
  > unpadnet
[unpadnet]: Removed 195 IOPADs.
   > idm::get_active_network
   > idm::foreach_proto_pin po -protobox __CiType_16_30a98de8...
    > idm::object_name __CiType_17_30aac34c
   > idm::get_net_from_proto_pin __CiType_17_30aac34c
    > idm::object_name __CiType_20_3057fc90
    > idm::object_name __CiType_17_30aac328
   > idm::object_name __CiType_17_30aac328
> idm::get_net_from_proto_pin __CiType_17_30aac328
> idm::object_name __CiType_20_30590568
> idm::object_name CiType_17_30aac304
 > idm::object_name __CiType_17_30aac304
> idm::object_name __CiType_20_3058f6e0
    > idm::object_name __CiType_17_30aac2e0
 > idm::get_net_from_proto_pin __CiType_17_30aac2e0
   > idm::object_name __CiType_20_3057f6c8
    > idm::object_name __CiType_17_30aac2bc
   > idm::object_name __CiType_20_3057fe48
    > idm::object_name __CiType_17_30aac298
    > idm::get_net_from_proto_pin __CiType_17_30aac298
   > idm::object_name __CiType_20_3059af68
    > idm::object_name __CiType_17_30a4bda8
    > idm::get_net_from_proto_pin __CiType_17_30a4bda8
> idm::object_name __CiType_20_3059ae78
    > idm::object_name __CiType_17_30a4bd84
    > idm::get_net_from_proto_pin __CiType_17_30a4bd84
     > idm::object_name __CiType_20_3057fd58
    > idm::object_name __CiType_17_30a4bd60
    > idm::get_net_from_proto_pin __CiType_17_30a4bd60
     > idm::object_name __CiType_20_30568e50
    > idm::object_name __CiType_17_30a4bd3c
    > idm::get net from proto pin CiType 17 30a4bd3c
     > idm::object_name __CiType_20_3057fcb8
    > idm::object_name __CiType_17_30a4bd18
    > idm::get_net_from_proto_pin __CiType_17_30a4bd18
     > idm::object_name __CiType_20_3057fdf8
    > idm::object_name __CiType_17_30a4bcf4
    > idm::get_net_from_proto_pin __CiType_17_30a4bcf4
```

```
> idm::object_name __CiType_20_3057f6a0
> idm::object_name __CiType_17_30a4bcd0
> idm::get_net_from_proto_pin __CiType_17_30a4bcd0
 > idm::object_name __CiType_20_3056a2c8
> idm::object_name __CiType_17_30a4bcac
> idm::get_net_from_proto_pin __CiType_17_30a4bcac
 > idm::object_name __CiType_20_30568d88
> idm::object_name __CiType_17_30a4bc88
> idm::get_net_from_proto_pin __CiType_17_30a4bc88
 > idm::object_name __CiType_20_3057ff60
> idm::get_net_from_proto_pin __CiType_17_30a4bc64
> idm::object_name __CiType_20_3058fe60
> idm::object_name __CiType_17_30a4bc40
> idm::get_net_from_proto_pin __CiType_17_30a4bc40
 > idm::object_name __CiType_20_3057fdd0
> idm::object_name __CiType_17_30a4bc1c
> idm::get_net_from_proto_pin __CiType_17_30a4bc1c
 > idm::object_name __CiType_20_3057f678
> idm::object_name __CiType_17_30a4bbf8
> idm::get_net_from_proto_pin __CiType_17_30a4bbf8
 > idm::object_name __CiType_20_3058f960
> idm::object_name __CiType_17_30a4bbb0
> idm::get_net_from_proto_pin __CiType_17_30a4bbb0
> idm::object_name __CiType_20_3057fa60
> idm::object_name __CiType_17_30a4bb8c
> idm::get_net_from_proto_pin__CiType_17_30a4bb8c---
 > idm::object_name __CiType_20_3057f628
> idm::object_name __CiType_17_30a4bb44
> idm::get_net_from_proto_pin __CiType_17_30a4bb44
 > idm::object_name __CiType_20_3057fa38....
> idm::object_name __CiType_17_30a4bb20
> idm::get_net_from_proto_pin __CiType_17_30a4bb20
 > idm::object_name __CiType_20_3057fc68
> idm::object_name __CiType_17_30a4bad8
> idm::get_net_from_proto_pin __CiType_17_30a4bad8
 > idm::object_name __CiType_20_3057f600
> idm::object_name __CiType_17_30a4bab4
> idm::get_net_from_proto_pin __CiType_17_30a4bab4
 > idm::object_name __CiType_20_3057fa10
> idm::object_name __CiType_17_30a4ba90
> idm::get_net_from_proto_pin __CiType_17_30a4ba90
 > idm::object_name __CiType_20_3057fd80
> idm::object_name __CiType_17_30a4ba6c
> idm::get_net_from_proto_pin __CiType_17_30a4ba6c
 > idm::object_name __CiType_20_30568c98
> idm::object_name __CiType_17_30a4ba48
> idm::get_net_from_proto_pin __CiType_17_30a4ba48
 > idm::object_name __CiType_20_3057f650
> idm::get_net_from_proto_pin __CiType_17_30a4ba24
 > idm::object_name __CiType_20_3057f7b8
> idm::object_name __CiType_17_30a4ba00
> idm::get_net_from_proto_pin __CiType_17_30a4ba00
 > idm::object_name __CiType_20_3058fbb8
```

```
> idm::object_name __CiType_17_30a4b9dc
```

- > idm::get_net_from_proto_pin __CiType_17_30a4b9dc
- > idm::object_name __CiType_20_3059b1c0
- > idm::object_name __CiType_17_30a4b9b8
- > idm::get_net_from_proto_pin __CiType_17_30a4b9b8
- > idm::object_name __CiType_20_3057f808
- > idm::object_name __CiType_17_30a4b994
- > idm::get_net_from_proto_pin __CiType_17_30a4b994
- > idm::object_name __CiType_20_3059b648
- > idm::object_name __CiType_17_30a4b970
- > idm::get_net_from_proto_pin __CiType_17_30a4b970
- > idm::object_name __CiType_20_3057fec0
- > idm::object_name __CiType_17_30a4b94c
- > idm::get_net_from_proto_pin __CiType_17_30a4b94c
- > idm::object_name __CiType_20_3057fda8
- > idm::object_name __CiType_17_30a4b928
- > idm::get_net_from_proto_pin __CiType_17_30a4b928
- > idm::object_name __CiType_20_3059b7d8
- > idm::object_name __CiType_17_30a4b904
- > idm::get_net_from_proto_pin __CiType_17_30a4b904
- > idm::object_name __CiType_20_3057ff10
- > idm::object_name __CiType_17_30a4b8bc
- > idm::get_net_from_proto_pin __CiType_17_30a4b8bc
- > idm::object_name __CiType_20_3059b8f0
- > idm::object_name __CiType_17_30a4b898
- -> idm::object_name __CiType_20_30590540
- > idm::object_name __CiType_17_30a4b874
- > idm::get_net_from_proto_pin __CiType_17_30a4b874
- > idm::object_name __CiType_20_3057f790
- > idm::object_name __CiType_17_30a4b850
- > idm::get_net_from_proto_pin__CiType_17_30a4b850
- > idm::object_name __CiType_20_3057fe70
- > idm::object_name __CiType_17_30a4b82c
- > idm::get_net_from_proto_pin __CiType_17_30a4b82c
- > idm::object_name __CiType_20_3057f998
- > idm::object_name __CiType_17_30a4b808
- > idm::get_net_from_proto_pin __CiType_17_30a4b808
- > idm::object_name __CiType_20_3057f970
- > idm::object_name __CiType_17_30a4b7e4
- > idm::get_net_from_proto_pin __CiType_17_30a4b7e4
- > idm::object_name __CiType_20_3057f948
- > idm::object_name __CiType_17_30a4b7c0
- > idm::get_net_from_proto_pin __CiType_17_30a4b7c0
- > idm::object_name __CiType_20_3057f920
- > idm::object_name __CiType_17 30a4b79c
- > idm::get_net_from_proto_pin __CiType_17_30a4b79c
- > idm::object_name __CiType_20_3057f8d0
- > idm::object_name __CiType_17_30a4b778
- > idm::get_net_from_proto_pin __CiType_17_30a4b778
- > idm::object_name __CiType_20_3057f880
- > idm::object_name __CiType_17_30a4b754
- > idm::get_net_from_proto_pin __CiType_17_30a4b754
- > idm::object_name __CiType_20_3057f858
- > idm::object_name __CiType_17_30a4b730

```
> idm::get_net_from_proto_pin __CiType_17_30a4b730
> idm::object_name __CiType_20_3057f830
> idm::get_net_from_proto_pin __CiType_17_30a4b70c
> idm::object_name __CiType_20_3057fc40
> idm::object_name __CiType_17_30a4b6e8
> idm::get_net_from_proto_pin __CiType_17_30a4b6e8
> idm::object_name __CiType_20_3057fc18
> idm::object_name __CiType_17_30a4b6c4
> idm::get_net_from_proto_pin __CiType_17_30a4b6c4
> idm::object_name __CiType_20_3057fbf0
> idm::object_name __CiType_17_30a4b6a0
> idm::get_net_from_proto_pin __CiType_17_30a4b6a0
> idm::object_name __CiType_20_3057fbc8
> idm::object_name __CiType_17_30a4b67c
> idm::get_net_from_proto_pin __CiType_17_30a4b67c
 > idm::object_name __CiType_20_3057fba0
> idm::object_name __CiType_17_30a4b634
> idm::get_net_from_proto_pin __CiType_17_30a4b634
 > idm::object_name __CiType_20_3057fb78
> idm::get_net_from_proto_pin __CiType_17_30a4b5ec
> idm::object_name __CiType_20_3057fb50
> idm::object_name __CiType_17_30a4b5c8
> idm::get_net_from_proto_pin __CiType_17_30a4b5c8
> idm::object_name __CiType_17_30a4b580
> idm::get_net_from_proto_pin __CiType_17_30a4b580
> idm::object_name __CiType_20_3057fb00
>_idm::object_name ___CiType_17_30a4b55c
> idm::get_net_from_proto_pin __CiType_17_30a4b55c
 > idm::object_name __CiType_20_3057fad8
> idm::object_name __CiType_17_30a4b538
> idm::get_net_from_proto_pin __CiType_17_30a4b538
 > idm::object_name __CiType_20_3057fab0
> idm::object_name __CiType_17_30a4b514
> idm::get_net_from_proto_pin __CiType_17_30a4b514
 > idm::object name CiType 20 3057fa88
> idm::object_name __CiType_17_30a4b4f0
> idm::get_net_from_proto_pin __CiType_17_30a4b4f0
 > idm::object_name __CiType_20_3057f9e8
> idm::object_name __CiType_17_30a4b4cc
> idm::get_net_from_proto_pin __CiType_17_30a4b4cc
 > idm::object_name __CiType_20_3057f9c0
> idm::object_name __CiType_17_30a4b4a8
> idm::get_net_from_proto_pin __CiType_17_30a4b4a8
 > idm::object_name __CiType_20_3057fd08
> idm::object_name __CiType_17_30a4b484
> idm::object_name __CiType_20_3057fce0
> idm::object_name __CiType_17_30a4b460
> idm::get_net_from_proto_pin __CiType_17_30a4b460
 > idm::object_name __CiType_20_3057f5d8
> idm::object_name __CiType_17_30a4b43c
```

> idm::get_net_from_proto_pin __CiType_17_30a4b43c

```
> idm::object_name __CiType_20_3057f5b0
  > idm::object_name __CiType_17_30a4b418
  > idm::get_net_from_proto_pin __CiType_17_30a4b418
   > idm::object_name __CiType_20_3057f588
  > idm::object_name __CiType_17_30a4b3f4
  > idm::get_net_from_proto_pin __CiType_17_30a4b3f4
   > idm::object_name __CiType_20_3057f560
  > idm::object_name __CiType_17_30a4b3d0
  > idm::get_net_from_proto_pin __CiType_17_30a4b3d0
   > idm::object_name __CiType_20_3057f718
  > idm::object_name __CiType_17_30a4b3ac
  > idm::get_net_from_proto_pin __CiType_17_30a4b3ac
   > idm::object_name __CiType_20_3057f6f0
  > idm::object_name __CiType_17_30a4b364
  > idm::get_net_from_proto_pin __CiType_17_30a4b364
   > idm::object_name __CiType_20_3057f768
  > idm::object_name __CiType_17_30a4b340
  > idm::get_net_from_proto_pin __CiType_17_30a4b340
  > idm::object_name __CiType_20_3057f740
> sweep -
```

[sweep]: sweep deleted 0 signals and 0 usage boxes.

The model has 754 signals, 531 usage boxes and 1369 connections.

>:checkfan ....

## Electrical Violations in Network 'IDCDSUC'

	Capacitance Slew	Sink
Fanout		
Pin/Port -> Net	Limit / AdjLim / Actual Limit / AdjLim	/ Actual
Limit / AdjLim / Actual		
eu_iu_enter_slow_md -> eu_iu_enter_slo	ow_md 141.00 / 141.00 / 16	.73 290.00
/ 290.00 / 352.00 * 12 / 12 / 1 1		
op_inq_stores -> op_inq_stores	141.00 / 141.00 / 159.72 * 3	290.00 /
290.00 / 112.00 12 / 12 / 3 3		
eu_iu_mmode -> eu_iu_mmode	141.00 / 141.00 / 32.56	290.00 /
290.00 / 326.00 * 12 / 12 / 2 2	·	
du_iu_hold_aa_req -> du_iu_hold_aa_re	eq 141.00 / 141.00 / 141.9	9 * 290.00
/ 290.00 / 424.00 * 12 / 12 / 2 2	•	
eu_iu_fpu_end_op -> eu_iu_fpu_end_o	p 141.00 / 141.00 / 30.80	290.00 /
290.00 / 339.00 * 12 / 12 / 1 1		
eu_iu_misc_hold -> eu_iu_misc_hold	141.00 / 141.00 / 19.15	290.00 /
290.00 / 332.00 * 12 / 12 / 1 1		
op_mcend_raw -> op_mcend_raw	141.00 / 141.00 / 144.35	* 290.00 /
290.00 / 91.00 12 / 12 / 3 3		
clkg -> clkg	141.00 / 141.00 / 145.52 * 100.00 /	100.00 /
60.00 12 / 12 / 3 3		
du_iu_quiesced -> du_iu_quiesced	141.00 / 141.00 / 20.50	290.00 /
290.00 / 338.00 * 12 / 12 / 1 1		
iq_empty -> iq_empty	141.00 / 141.00 / 170.11 * 290.	00 / 290.00
/116.00 12/ 12/ 4 4		
gptr_scan_in -> gptr_scan_in	141.00 / 141.00 / 1011.00 * (	0.00 / 0.00 /
0.00 12 / 12 / 1 1		
gptr_a_clk -> gptr_a_clk	141.00 / 141.00 / 1011.00 * 0.0	0 / 0.00 /
0.00 12 / 12 / 1 1		
gptr_b_clk -> gptr_b_clk	141.00 / 141.00 / 1011.00 * 0.0	0 / 0.00 /

```
0.00
       12/ 12/ 1 1
                                            141.00 / 141.00 / 145.52 * 100.00 / 100.00 /
                     -> clkq2
clkg2
        12/ 12/
                    3 3
60.00
                                                        141.00 / 141.00 / 15.67 290.00
eu_iu_fxu_exc_cond
                           -> eu_iu_fxu_exc_cond
                   12/ 12/ 1 1
/ 290.00 / 390.00 *
                          -> du_iu_store_status(2)
                                                      141.00 / 141.00 / 16.89 290.00 /
du iu store_status(2)
290.00 / 500.00 *
                 12/
                       12 / 1 1
                                                        141.00 / 141.00 / 47.57 290.00 /
                          -> eu_iu_srlz_op_actn(0)
eu_iu_srlz_op_actn(0)
                       12/ 2 2
290.00 / 374.00 *
                  12/
                                                        141.00 / 141.00 / 47.57 290.00 /
                          -> eu iu srlz_op_actn(1)
eu_iu_srlz_op_actn(1)
                       12/ 2 2
290.00 / 341.00 * 12 /
                                                     141.00 / 141.00 / 318.91 * 290.00 /
                         -> num_dcd_cyl(1)
num dcd cvl(1)
                12/ 12/ 1 1
290.00 / 80.00
                                                           141.00 / 141.00 / 16.89
                            -> eu_iu_srlz_op_encode(0)
eu_iu_srlz_op_encode(0)
290.00 / 290.00 / 401.00 *
                          12 / 12 / 1 1
                                                           141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(1)
                            -> eu iu srlz_op_encode(1)
290.00 / 290.00 / 400.00 *
                          12/ 12/ 1 1
                                                           141.00 / 141.00 / 16.89
eu iu srlz_op_encode(2)
                           -> eu_iu_srlz_op_encode(2)
290.00 / 290.00 / 420.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(3)
                           -> eu_iu_srlz_op_encode(3)
                                                           141.00 / 141.00 / 16.89
290.00 / 290.00 / 302.00 *
                          12/ 12/ 1 1
                            -> eu_iu_srlz_op_encode(4)
                                                           -141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(4)
290.00 / 290.00 / 406.00 *
                          -> eu_iu_srlz_op_encode(5)
                                                           141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(5)
290.00 / 290.00 / 373.00 *
                          12/ 12/ 1 1
eu_iu_srlz_op_encode(6)
                                                           141.00 / 141.00 / 16.89
                           -> eu_iu_srlz_op_encode(6)
290.00 / 290.00 / 354.00 * 12 / 12 / 1 1
eu_iu_srlz_op_encode(7)
                                                           141.00 / 141.00 / 16.89
                          -> eu iu srlz op encode(7)
                        -12/ 12/--1 -1 ---
290.00 / 290.00 / 398.00 *
                                                           141.00 / 141.00 / 16.89
                          -> eu iu srlz_op_encode(8)
eu iu srlz op encode(8)
                          12/ 12/ 1 1
290.00 / 290.00 / 367.00 *
                                                           141.00 / 141.00 / 16.89
eu_iu_srlz_op_encode(9)
                          -> eu_iu_srlz_op_encode(9)
290.00 / 290.00 / 323.00 *
                          12/ 12/ 1 1
                                                           141.00 / 141.00 / 16.89
                             -> eu_iu_srlz_op_encode(11)
eu_iu_srlz_op_encode(11)
290.00 / 290.00 / 500.00 *
                         12/ 12/ 1 1
                                                               78.50 / 78.50 / 220.92 *
c1@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c1_1
200.00 / 200.00 / 60.00 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
                                                               78.50 / 78.50 / 222.27 *
c2@slow_mode.clockblock:cb_clk_32_1 -> slow_mode.c2_1
                        12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
clka@slow_mode.clockblock:cb_clk_32_ -> slow_mode.clka_1
                                                               78.50 / 78.50 / 212.39 *
200.00 / 200.00 / 184.59 12 / 12 / 13 * 13 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
                                                                78.50 / 78.50 / 237.92 *
c1@slow_mode.clockblock_1:cb_clk_32_ -> slow_mode.c1_2
                      12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                                78.50 / 78.50 / 239.36 *
c2@slow mode.clockblock_1:cb_clk_32_ -> slow_mode.c2_2
                      12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
                                                                78.50 / 78.50 / 228.73 *
clka@slow_mode.clockblock_1:cb_clk_3 -> slow_mode.clka_2
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
c1@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c1_3
                                                                78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
```

```
NO SERIAL
c2@slow_mode.clockblock_2:cb_clk_32_ -> slow_mode.c2_3
                                                              78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP BTR KEEP BHC NO PARALLEL
NO SERIAL
clka@slow_mode.clockblock_2:cb_clk_3 -> slow_mode.clka 3
                                                              78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
c1@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c1_4
                                                              78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP BHC NO PARALLEL
NO SERIAL
                                           Capacitance
                                                             Slew
                                                                            Sink
Fanout
Pin/Port
                     -> Net
                                            Limit / AdjLim / Actual Limit / AdjLim / Actual
Limit / AdjLim / Actual
c2@slow_mode.clockblock_3:cb_clk_32_ -> slow_mode.c2_4
                                                              78.50 / 78.50 / 239.36 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
clka@slow_mode.clockblock_3:cb_clk_3 -> slow_mode.clka_4
                                                              78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
c1@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c1_5
                                                              78.50 / 78.50 / 237.91 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
c2@slow_mode.clockblock_4:cb_clk_32_ -> slow_mode.c2_5 78.50 / 78.50 / 239.37 *
200.00 / 200.00 / 60.00
                      12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
                                                          78.50 / 78.50 / 228.73 *
clka@slow_mode.clockblock_4:cb_clk_3 -> slow_mode.clka_5
200.00 / 200.00 / 198.79 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL_
c1@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c1 78.50 / 78.50 / 237.92 *
200.00 / 200.00 / 60.00 12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO_SERIAL
c2@slow_mode.clockblock_5:cb_clk_32_ -> slow_mode.c2
                                                            78.50 / 78.50 / 239.37 *
                        12 / 12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
200.00 / 200.00 / 60.00
NO SERIAL
clka@slow_mode.clockblock_5:cb_clk_3 -> slow_mode.clka
                                                             78.50 / 78.50 / 228.73 *
200.00 / 200.00 / 198.79 12 / -12 / 14 * 14 KEEP_BTR KEEP_BHC NO_PARALLEL
NO SERIAL
y@C167:cs_invvv11e
                           -> dcd_succ_last_t1
                                                      638.00 / 638.00 / 1011.00 *
301.00 / 301.00 / 300.47
                         12/ 12/ 1 1 KEEP_BTR
y@C1994:cs invvn01c
                            -> N1531
                                                    68.00 / 68.00 / 77.40 * 290.00 /
290.00 / 286.02
                 12/ 12/ 2 2
y@C2013:cs_invvn12d
                            -> iu_slow_mode_t1
                                                        796.00 / 796.00 / 1011.00 *
301.00 / 301.00 / 279.84
                         12/ 12/ 1 1
                            -> idcdsuc_err
v@C2082:cs invvn12d
                                                     796.00 / 796.00 / 1011.00 * 301.00
/ 301.00 / 281.78
                        12/ 1 1
                  12 /
y@C2194:cs invvn07c
                            -> N1681
                                                    261.00 / 261.00 / 271.46 * 290.00 /
290.00 / 261.53
                 12/ 12/ 7 7
                            -> iu_reset_op_c_t1
v@C2393:cs nnd2v13d
                                                        813.00 / 813.00 / 1044.40 *
                         12/ 12/ 3 3
290.00 / 290.00 / 267.22
y@C2646:cs_invvn04c
                            -> N1645
                                                    133.00 / 133.00 / 150.69 * 290.00 /
               12/ 12/ 6 6
290.00 / 275.60
y@C2726:cs_nnd2n11c
                            -> dsucc_or_agi
                                                      500.00 / 500.00 / 540.60 * 290.00
/ 290.00 / 258.01
                12/ 12/ 2 2
```

```
996.00 / 996.00 / 1081.45 * 290.00
                                -> dcd_succ_last
v@C2744:cs_invvn13c
                            12/ 7 7
/ 290.00 / 269.95
                     12 /
                                                              326.00 / 326.00 / 234.15
                                                                                          290.00 /
y@C2800:cs_invvn08c
                                 -> N1290
                           12 / 14 * 14
                    12/
290.00 / 193.42
                                                               167.00 / 167.00 / 183.47 * 290.00 /
                                  -> N1097
y@C2728rwr:cs_invvn05c
                                 4 4
290.00 / 266.58
                    12/
                          12 /
                                                                                           290.00 /
                                                               797.00 / 797.00 / 402.55
                                 -> gbfonet_0
y@gbfocell_0:cs_invvn12c
                    12 / 12 / 20 * 20
290.00 / 149.98
                                                                    247.00 / 247.00 / 301.71 *
l2_out_n@frc_blk_1cyc.reg_n.lat_0:cl -> frc_blk_1cyc_q
                              12/ 12/
290.00 / 290.00 / 242.45
                                           8 8
[BD-500900]: (W) There were 61 electrical violations.
  > source cte_timing_reports.tcl
Loading: /afs/watson.ibm.com/projects/vtsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_timing_reports.tcl
   > summary_report -file /afs/apd/func/vlsi/alliance00/timin...
[measure]: Execution time was 0.0 seconds.
     > write_histogram_report -file /afs/apd/func/vlsi/alliance...
[ET-0018]: >Begin...Histogram Report
        for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.histogram.
[ET-0019]: <End.....Histogram Report.
     > write_checks_report -file /afs/apd/func/vlsi/alliance00/...
[ET-0018]: >Begin...Checks Report
        for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.check.
[ET-0916]: No User Define Setup Tests.
[ET-0916]: No User Define Hold Tests.
[ET-0917]: No Clock Pulse Width Tests.
[ET-0918]: No Clock Separation Tests.
[ET-0919]: No End Of Cycle Tests.
[ET-0922]: No Loop Tests.
[ET-0915]: No User Defined Required Arrival Times Late Tests.
[ET-0915]: No User Defined Required Arrival Times Early Tests.
[ET-0916]: No Abstract Tests.
 [ET-0019]: <End.....Checks Report.
      > write_end_point_report -file /afs/apd/func/vlsi/alliance...
 [ET-0018]: >Begin...New EndPoint Report
         for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.endpoint.
 [ET-0019]: <End.....New Endpoint Report.
      > write_net_report -late -file /afs/apd/func/vlsi/alliance...
 [ET-0018]: >Begin...Nets Report
         for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.net.
 [ET-0019]: <End....Nets Report.
```

> write_comprehensive_report -file /afs/apd/func/vlsi/alli...

```
[ET-0018]: >Begin...Comprehensive Report
          for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.comp.
[ET-0019]: <End.....Comprehensive Report.
      > write_audit_report -file /afs/apd/func/vlsi/alliance00/t...
[ET-0018]: >Begin...Generate Audit Report
          for file /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/reports/macros//IDCDSUC.lm.audit.
[ET-0019]: <End.....Generate Audit Report.
    > CTE::writeverilog {FILE(/afs/apd/func/vlsi/alliance00/ti...
[writeverilog]: Release 1.0 Compiled on Jan 7 1999 at 18:31:22.
[writeverilog]: Writing out the proto for IDCDSUC
[writeverilog]: Writing out the proto for IDCDSUC in top proto IDCDSUC
    > source cte_bd2epic
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/cte/2.0/tcl/cte_bd2epic.tcl
      > unpadnet
[unpadnet]: Removed 0 IOPADs.
       > idm::get active network
      > idm::get_active_network
> idm::foreach_proto_pin po -protobox __CiType_16_30a98de8...
> idm::object_name __CiType_17_30aac34c
> idm::get_net_from_proto_pin __CiType_17_30aac34c
  > idm::object_name __CiType_17_30aac328
> idm::get_net_from_proto_pin __CiType_17_30aac328
> idm::object_name __CiType_20_30590568
> idm::object_name __CiType_17_30aac304
> idm::get_net_from_proto_pin __CiType_17_30aac304
> idm::object_name __CiType_20_3058f6e0
> idm::object_name __CiType_17_30aac2e0
> idm::object_name __CiType_17_30aac2e0
> idm::object_name __CiType_20_3057f6c8
> idm::object_name __CiType_17_30aac2bc
> idm::get_net_from_proto_pin __CiType_17_30aac2bc
> idm::object_name __CiType_20_3057fe48
> idm::object_name __CiType_17_30aac298
          > idm::object_name __CiType_20_3057fc90
        > idm::object_name __CiType_17_30aac298
        > idm::get_net_from_proto_pin __CiType_17_30aac298
          > idm::object_name __CiType_17_30a4bda8
        > idm::get_net_from_proto_pin __CiType_17_30a4bda8
> idm::object_name __CiType_20_3059ae78
        > idm::object_name __CiType_17_30a4bd84
        > idm::get_net_from_proto_pin __CiType_17_30a4bd84
          > idm::object_name __CiType_20_3057fd58
        > idm::object_name __CiType_17 30a4bd60
        > idm::get_net_from_proto_pin __CiType_17_30a4bd60
          > idm::object_name __CiType_20_30568e50
        > idm::object_name __CiType_17_30a4bd3c
        > idm::get_net_from_proto_pin __CiType_17_30a4bd3c
          > idm::object_name __CiType_20_3057fcb8
        > idm::object_name __CiType_17_30a4bd18
        > idm::get_net_from_proto_pin __CiType_17_30a4bd18
          > idm::object_name __CiType_20_3057fdf8
        > idm::object_name __CiType_17_30a4bcf4
        > idm::get_net_from_proto_pin __CiType_17_30a4bcf4
          > idm::object_name ___CiType_20_3057f6a0
```

```
> idm::object_name __CiType_17_30a4bcd0
> idm::get_net_from_proto_pin __CiType_17_30a4bcd0
 > idm::object_name __CiType_20_3056a2c8
> idm::object_name __CiType_17_30a4bcac
> idm::get_net_from_proto_pin __CiType_17_30a4bcac
 > idm::object_name __CiType_20_30568d88
> idm::object_name __CiType_17_30a4bc88
> idm::get_net_from_proto_pin __CiType_17_30a4bc88
 > idm::object_name __CiType_20_3057ff60
> idm::object_name __CiType_17_30a4bc64
> idm::get_net_from_proto_pin __CiType_17_30a4bc64
 > idm::object_name __CiType_20_3058fe60
> idm::object_name __CiType_17_30a4bc40
> idm::get_net_from_proto_pin __CiType_17_30a4bc40
 > idm::object_name __CiType_20_3057fdd0
> idm::object_name __CiType_17_30a4bc1c
> idm::get_net_from_proto_pin __CiType_17_30a4bc1c
 > idm::object_name __CiType_20_3057f678
> idm::object_name __CiType_17_30a4bbf8
> idm::get_net_from_proto_pin __CiType_17_30a4bbf8
 > idm::object_name __CiType_20_3058f960
> idm::object_name __CiType_17_30a4bbb0
> idm::get_net_from_proto_pin __CiType_17_30a4bbb0
> idm::object_name __CiType_20_3057fa60
> idm::object_name __CiType_17_30a4bb8c
> idm::get_net_from_proto_pin __CiType_17_30a4bb8c
 > idm::object_name __CiType_20_3057f628
> idm::object_name __CiType_17_30a4bb44
> idm::get_net_from_proto_pin __CiType_17_30a4bb44
 > idm::object_name __CiType_20_3057fa38
> idm::object_name __CiType_17_30a4bb20
> idm::get_net_from_proto_pin __CiType_17_30a4bb20
 > idm::object_name __CiType_20_3057fc68
> idm::get_net_from_proto_pin __CiType_17_30a4bad8
> idm::object_name __CiType_20_3057f600
> idm::object_name __CiType_17_30a4bab4
> idm::get_net_from_proto_pin __CiType_17_30a4bab4
 > idm::object_name __CiType_20_3057fa10
> idm::object_name __CiType_17_30a4ba90
> idm::get_net_from_proto_pin __CiType_17_30a4ba90
 > idm::object_name __CiType_20_3057fd80
> idm::object_name __CiType_17_30a4ba6c
> idm::get_net_from_proto_pin __CiType_17_30a4ba6c
 > idm::object_name __CiType_20_30568c98
> idm::object_name __CiType_17_30a4ba48
> idm::get_net_from_proto_pin __CiType_17_30a4ba48
 > idm::object_name __CiType_20_3057f650
> idm::object_name __CiType_17_30a4ba24
 > idm::get_net_from_proto_pin __CiType_17_30a4ba24
  > idm::object_name __CiType_20_3057f7b8
 > idm::object_name __CiType_17_30a4ba00
 > idm::get_net_from_proto_pin __CiType_17_30a4ba00
  > idm::object_name __CiType_20_3058fbb8
```

> idm::object_name __CiType_17_30a4b9dc

```
> idm::get_net_from_proto_pin __CiType_17_30a4b9dc
 > idm::object_name __CiType_20_3059b1c0
> idm::object_name __CiType_17_30a4b9b8
> idm::get_net_from_proto_pin __CiType_17_30a4b9b8
 > idm::object_name __CiType_20_3057f808
> idm::object_name __CiType_17_30a4b994
> idm::get_net_from_proto_pin __CiType_17_30a4b994
 > idm::object_name __CiType_20_3059b648
> idm::object_name __CiType_17_30a4b970
> idm::get_net_from_proto_pin __CiType_17_30a4b970
 > idm::object_name __CiType_20_3057fec0
> idm::object_name __CiType_17_30a4b94c
> idm::get_net_from_proto_pin __CiType_17_30a4b94c
 > idm::object_name __CiType_20_3057fda8
> idm::object_name __CiType_17_30a4b928
> idm::get_net_from_proto_pin __CiType_17_30a4b928
 > idm::object_name __CiType_20_3059b7d8
> idm::object_name __CiType_17_30a4b904
> idm::get_net_from_proto_pin __ CiType 17 30a4b904
> idm::object_name __CiType_20_3057ff10
> idm::object_name __CiType_17_30a4b8bc
> idm::get_net_from_proto_pin __CiType_17_30a4b8bc
 > idm::object_name __CiType_20_3059b8f0
> idm::object_name __CiType_17_30a4b898
> idm::get_net_from_proto_pin __CiType_17_30a4b898
 > idm::object_name __CiType_20_30590540
> idm::object_name __CiType_17_30a4b874
> idm::get_net_from_proto_pin __CiType_17_30a4b874
 > idm::object_name __CiType_20_3057f790
> idm::object_name __CiType 17 30a4b850
> idm::get_net_from_proto_pin __CiType_17_30a4b850
 > idm::object_name __CiType_20_3057fe70
> idm::object_name __CiType_17_30a4b82c
> idm::get_net_from_proto_pin __CiType_17_30a4b82c
 > idm::object_name __CiType_20_3057f998
> idm::object_name __CiType_17_30a4b808
> idm::get_net_from_proto_pin __CiType_17_30a4b808
 > idm::object_name __CiType_20_3057f970
> idm::object_name __CiType_17_30a4b7e4
> idm::get_net_from_proto_pin __CiType_17_30a4b7e4
 > idm::object_name __CiType_20_3057f948
> idm::object_name __CiType_17_30a4b7c0
> idm::get_net_from_proto_pin __CiType_17_30a4b7c0
 > idm::object_name __CiType 20 3057f920
> idm::object_name __CiType_17_30a4b79c
> idm::get_net_from_proto_pin __CiType_17_30a4b79c
 > idm::object_name __CiType_20_3057f8d0
> idm::object_name __CiType_17_30a4b778
> idm::get_net_from_proto_pin __CiType 17 30a4b778
 > idm::object_name __CiType_20_3057f880
> idm::object_name __CiType_17_30a4b754
> idm::get_net_from_proto_pin __CiType_17_30a4b754
```

> idm::object_name __CiType_20_3057f858
> idm::object_name __CiType_17_30a4b730

> idm::get_net_from_proto_pin __CiType 17 30a4b730

```
> idm::object_name __CiType_20_3057f830
 > idm::object_name __CiType_17_30a4b70c
 > idm::get_net_from_proto_pin __CiType_17_30a4b70c
  > idm::object_name __CiType_20_3057fc40
 > idm::object_name __CiType_17_30a4b6e8
 > idm::get_net_from_proto_pin __CiType_17_30a4b6e8
> idm::object_name __CiType_20_3057fc18
 > idm::object_name __CiType_17_30a4b6c4
 > idm::get_net_from_proto_pin __CiType_17_30a4b6c4
  > idm::object_name __CiType_20_3057fbf0
 > idm::object_name __CiType_17_30a4b6a0
 > idm::get_net_from_proto_pin __CiType_17_30a4b6a0
  > idm::object_name __CiType_20_3057fbc8
 > idm::object_name __CiType_17_30a4b67c
 > idm::get_net_from_proto_pin __CiType_17_30a4b67c
  > idm::object_name __CiType_20_3057fba0
 > idm::object_name __CiType_17_30a4b634
 > idm::get_net_from_proto_pin __CiType_17_30a4b634
  > idm::object_name __CiType_20_3057fb78
 > idm::object_name __CiType_17_30a4b5ec
 > idm::get_net_from_proto_pin __CiType_17_30a4b5ec
  > idm::object_name __CiType_20_3057fb50
 > idm::object_name __CiType_17_30a4b5c8
> idm::get_net_from_proto_pin __CiType_17_30a4b5c8
  > idm::object_name __CiType_20_3057fb28
 > idm::object_name __CiType_17_30a4b580
 > idm::get_net_from_proto_pin __CiType_17_30a4b580
 > idm::object_name __CiType_20_3057fb00
> idm::object_name __CiType_17_30a4b55c
> idm::get_net_from_proto_pin __CiType_17_30a4b55c
> idm::object_name __CiType_20_3057fad8
 > idm::object_name __CiType_17_30a4b538
 > idm::get_net_from_proto_pin __CiType_17_30a4b538
  > idm::object_name __CiType_20_3057fab0
 > idm::object_name __CiType_17_30a4b514
 > idm::get_net_from_proto_pin __CiType_17_30a4b514
  > idm::object_name __CiType_20_3057fa88
 > idm::object_name __CiType_17_30a4b4f0
 > idm::get_net_from_proto_pin __CiType_17_30a4b4f0
  > idm::object_name __CiType_20_3057f9e8
 > idm::object_name __CiType_17_30a4b4cc
 > idm::get_net_from_proto_pin __CiType_17_30a4b4cc
  > idm::object_name __CiType_20_3057f9c0
 > idm::object_name __CiType_17_30a4b4a8
 > idm::get_net_from_proto_pin __CiType_17_30a4b4a8
  > idm::object_name __CiType_20_3057fd08
 > idm::object_name __CiType_17_30a4b484
 > idm::get_net_from_proto_pin __CiType_17_30a4b484
  > idm::object_name __CiType_20_3057fce0
 > idm::object_name __CiType_17_30a4b460
 > idm::get_net_from_proto_pin __CiType_17_30a4b460
  > idm::object_name __CiType_20_3057f5d8
 > idm::object_name __CiType_17_30a4b43c
 > idm::get_net_from_proto_pin __CiType_17_30a4b43c
  > idm::object_name __CiType_20_3057f5b0
```

```
> idm::object_name __CiType_17_30a4b418
       > idm::get_net_from_proto_pin __CiType_17_30a4b418
        > idm::object name CiType 20 3057f588
       > idm::object_name __CiType_17_30a4b3f4
       > idm::get_net_from_proto_pin __CiType_17_30a4b3f4
        > idm::object_name __CiType_20_3057f560
       > idm::object_name __CiType_17_30a4b3d0
       > idm::get_net_from_proto_pin __CiType_17_30a4b3d0
        > idm::object_name __CiType_20_3057f718
       > idm::object_name __CiType_17_30a4b3ac
       > idm::get_net_from_proto_pin __CiType_17_30a4b3ac
        > idm::object_name __CiType_20_3057f6f0
       > idm::object_name __CiType_17_30a4b364
       > idm::get_net_from_proto_pin __CiType_17_30a4b364
        > idm::object_name __CiType_20_3057f768
       > idm::object_name __CiType_17_30a4b340
       > idm::get_net_from_proto_pin __CiType_17_30a4b340
        > idm::object_name __CiType_20_3057f740
     > delbrkpt ALL
>>]: nextbox( SASname(RESTORE) );
[synsasname]: Restored 0 BRKPT net names
[synsasname]: Restored 189 REG and SEQUENTIAL output net names
[synsasname]: Execution time was 0.0 seconds.
[delbrkpt]: Removed 0 BRKPT gates
     > cleanse
Removed 0 boxes[sweep]: sweep deleted 2 signals and 0 usage boxes.

The model has 754 signals, 531 usage boxes and 1369 connections.
>>]: nextbox( invrem(),onein(),twoin() );
[BD-40600]: Removed 0 double inverters.
[invrem]: Execution time was 0.0 seconds.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40500]: Removed 0 noninverting buffers.
[BD-40501]: Changed 0 gates to inverters.
 [onein]: Execution time was 0.0 seconds.
 [BD-40550]: Removed 0 redundant pins.
 [twoin]: Execution time was 0.0 seconds.
 [cte]: Removed 0 boxes.
 [cte]: Execution time was 0.0 seconds.
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 754 signals, 531 usage boxes and 1369 connections.
 [cleanup]: 0 boxes disconnected
 [sweep]: sweep deleted 0 signals and 0 usage boxes.
                       The model has 754 signals, 531 usage boxes and 1369 connections.
 >>1: nextbox( twoin() ):
 [BD-40550]: Removed 0 redundant pins.
 [twoin]: Execution time was 0.0 seconds.
     > timing reset
 [timing_reset]: Timing has been reset.
     > write_end_point_report -points 2
 [ET-0018]: >Begin...New EndPoint Report
        for file /tmp/end_point_report..92476.
 [ET-0019]: <End.....New Endpoint Report.
```

Sun Apr 18 22:10:04 1999

Part: IDCDSUC

Mode: Late Mode / Nominal EDA EinsTimer EndPoint Report

Release Level: 03.01 and Compiled: Wed Mar 24 22:00:23 1999 Min. Slack: -1.13427E+38 Max. Slack: 1.13427E+38

Sort Field: Slack

Max. Endpoints: 2

Cause of Slack

Abbreviation Comparison/Description

Slack due to a point downstream on path Slack Continuation SlkCont ( ARRIVAL TIME < REQUIRED ARRIVAL TIME) Required Arrival Time RAT ( ARRIVAL TIME < ASSERTED REQUIRED ARRIVAL Asserted Required Arrival Time AssrtRAT TIME) ( DATA ARRIVAL TIME + CLOCK GATING SETUP < CLOCK ClkGSet Clock Gating Setup ARRIVAL TIME + ADJUST ) ( DATA ARRIVAL TIME - CLOCK GATING HOLD > CLOCK ClkGHld **Clock Gating Hold** ARRIVAL TIME + ADJUST ) **CIKTPW** ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK Clock Tree Pulse Width TRAILING EDGE ) ( DATA ARRIVAL TIME + SETUP < CLOCK ARRIVAL TIME + Setup Setup ADJUST) ( DATA ARRIVAL TIME - HOLD > CLOCK ARRIVAL TIME + Hold Hold ADJUST) EndOfC (DATA ARRIVAL TIME + CYCLE < CLOCK ARRIVAL TIME + EndOfCycle 1 . ADJUST ) ( CLOCK LEADING EDGE + PULSE WIDTH < CLOCK ClkPW ··· ClockPulseWidth TRAILING EDGE) CIKSep (CLOCK1 ARRIVAL TIME + CLOCK SEPARATION < CLOCK2 ClockSeparation ARRIVAL TIME + ADJUST ) ( DATA ARRIVAL TIME + FLUSH DELAY < OUTPUT TIME FROM Loop ALTest CLOCK + ADJUST ) Slack discontinuity due to failed test Arrival Time Limiting **ATLimit** 

Num/ LimitedAT/ Delay/ Failed Test/
Test PinName E Phase AT Slack Slew CL FO Cell P Func T.Adj
NetName

					e gazan e e
1 xeu_dsbl_aftr_reg_n_lat_0/a	F (	C3+R	1761	-448	88 31 1 cl_invvn 07d SRL
47 n1013					
Setup xeu_dsbl_aftr_reg_n_lat_0/c1		F C3-	160		60 221 13 cl_invvn 07d
1200 slow_mode.c1_1					
>{a} xc2856/y	FC3+R	1761	-448	88	31 1 cs_nnd2n 02c NAND
0 n1013					
> xc2856/b	R C3+R	1699	-448	104	17 1 cs_nnd2n 02c NAND
62 n522					
>{b} xc2833/y	R C3+R	1699	-448	104	17 1 cs_nnd2n 02c NAND
0 n522					
> xc2833/b	FC3+R	1625	-448	129	234 14 cs_nnd2n
74 n1290					
> xc2800/y	F C3+R	1625	-448	129	234 14 cs_invvn 08c NOT
0 n1290					
> xc2800/a	R C3+R	1533	-448	170	37 1 cs_invvn 08c NOT
92 n1648					
>{c} xc2779/y	R C3+R	1533	-448	170	37 1 cs_nnd2n 02c NAND
0 n1648					

	> xc2779/b	FC3+R	1419	-448	164	151 6 cs_nnd2n	02c NAND	
	114 n1645	5 00 B	1.440	1.40				
	> xc2646/y 0 n1645	F C3+R	1419	-448	164	151 6 cs_invvn	04c NOT	
	> xc2646/a	R C3+R	1305	-448	110	21 1 cs_invvn	O4c NOT	
	114 n1746			4.10	110	21 1 00_1114411	040 110 1	
	>{d} xc2620/y	R C3+R	1305	-448	110	21 1 cs_nnd2r	02c NAND	
	0 n1746							
	> xc2620/a	F C3+R	1230	-448	133	67 4 cs_nnd2n	02c NAND	
	75 n1740							
	> xc2602/y	F C3+R	1230	-448	133	67 4 cs_invvn	02c NOT	0
	n1740	D 00 . D	440=					
	> xc2602/a 95 n905	R C3+R	1135	-448	146	37 2 cs_invvn	02c NOT	
	>{e} xc2546/y	R C3+R	1125	110	146	27 0 oo nadon	OO NAND	
	0 n905	11 00+11	1135	-440	140	37 2 cs_nnd2n	1 UZC NAND	
	> xc2546/a	F C3+R	1045	-448	96	17 1 cs_nnd2n	OSC NAND	
	90 n1647			7.0		17 1 00_1110211	OZC NAND	
	> xc1928/y	F C3+R	1045 -	-448	96	17 1 cs_invvn	01c NOT	0
						<u>-</u>		
H 109	n1647 > xc1928/a	R C3+R	988 -	448	390 🕆	16 1 cs_invvn	01c NOT	
	5/ eu_iu_txu_exc_cond						•	
ار را در پوستندید در بی دست که ماهد داده	> eu_iu_fxu_exc_cond	H C3	3+H 9	884	483	390 - 16 1 Pl	· · · · O;	
and the second second	eu_iu_ixu_exc_cono					is the second se	er en monto de la gran. Nota de deservo	Maria de la companya della companya della companya della companya de la companya della companya
essentification of the second	eu_iu_fxu_exc_cond			11 7 40 , 4				·
	2 xeu_frc_milli_reg_n_lat_0/a 47_n994	F C3	3+R 17	761 -	448	88 31 1 cl inv	wn 107d SRI	M. M.
	47 n994				T-10	00 - 01 1 01_111	VIII OF GOIL	
	Setup xeu_irc milli reg n lat u/c	7 . F	C3-	160	6	i0 238 14 clinv	vn O7d	
	1200 slow_mode.c1_5 >{a} xc2857/y			e e e e e e e e e e e e e e e e e e e		· · · · · · · · · · · · · · · · · · ·		ala di sa
· ·	>{a} xc2857/y	FC3+R	1761	-448	88	31 1 cs_nnd2n	02c NAND	
THE STATE SHOW BY HAVE	0 n994	D. 00 D						a comprehensive section
	0 n994 > xc2857/b 62 n505	R C3+R	1699	-448	104	17 1 cs_nnd2n	02c NAND	
•	\h\ vc2834\v	D CO. D	1000	440	404	47 4 10		•

	57 eu_iu_fxu_exc_cond	D 00				10 1 00_1110011 0101401
100 - S. mara (b) 10 million (c) 10	> eu_iu_fxu_exc_cond eu_iu_fxu_exc_cond	H C3	5+H -	988	448	390-1-16-1-Pl 0
	 2 xeu_frc_milli_reg_n_lat_0/a	*			* 1 *	
	47 n994	and a second of the second of		e Asserta		
	Setup xeu_frc_milli_reg_n_lat_0/c1 1200 slow_mode.c1_5		C3-`.	160	. (	60 238 14 cl_invvn 07d
	Setup xeu_frc_milli_reg_n_lat_0/c1 1200 slow_mode.c1_5>{a} xc2857/y 0 n994> xc2857/b 62 n505>{b} xc2834/y 0 n505	FC3+R	1761	-448	88	31 1 cs_nnd2n 02c NAND
	> xc2857/b 62 n505	R C3+R	1699	-448	104	17 1 cs_nnd2n 02c NAND
	>{b} xc2834/y 0 n505	R C3+R	1699	-448	104	17 1 cs_nnd2n 02c NAND
	> xc2834/b 74 n1290	F C3+R	1625	-448	129	234 14 cs_nnd2n
,	> xc2800/y 0 n1290	F C3+R	1625	-448	129	234 14 cs_invvn 08c NOT
	> xc2800/a 92 n1648	R C3+R	1533	-448	170	37 1 cs_invvn 08c NOT
	>{c} xc2779/y 0 n1648	R C3+R	1533	-448	170	37 1 cs_nnd2n
	> xc2779/b 114 n1645	F C3+R	1419	-448	164	151 6 cs_nnd2n 02c NAND
	> xc2646/y 0 n1645	F C3+R	1419	-448	164	151 6 cs_invvn 04c NOT
	> xc2646/a 114 n1746	R C3+R	1305	-448	110	21 1 cs_invvn 04c NOT
	>{d} xc2620/y 0 n1746	R C3+R	1305	-448	110	21 1 cs_nnd2n 02c NAND
	> xc2620/a 75 n1740	F C3+R	1230	-448	133	67 4 cs_nnd2n 02c NAND
		F C3+R	1230	-448	133	67 4 cs_invvn 02c NOT (

```
n1740
                                                                                                                37 2 cs invvn 02c NOT
----> xc2602/a
                                                            R C3+R
                                                                              1135
                                                                                        -448
                                                                                                      146
95 n905
                                                                                                                 ---->{e} xc2546/y
                                                             RC3+R
                                                                               1135
                                                                                           -448
                                                                                                       146
0 n905
                                                            FC3+R
                                                                              1045
                                                                                         -448
                                                                                                      96
                                                                                                               17 1 cs_nnd2n 02c NAND
----> xc2546/a
90 n1647
                                                                              1045
                                                                                         -448
                                                                                                      96
                                                                                                               17 1 cs_invvn 01c NOT
                                                                                                                                                                0
                                                           FC3+R
----> xc1928/v
n1647
                                                                                                                16 1 cs_invvn 01c NOT
                                                                               988
                                                                                         -448
                                                                                                     390
                                                            RC3+R
----> xc1928/a
57 eu_iu_fxu_exc_cond
                                                                                                                                                            0
                                                                                                             390
                                                                                                                        16 1 PI
                                                                                        988
                                                                                                 -448
                                                                    R C3+R
----> eu_iu_fxu_exc_cond
eu_iu_fxu_exc_cond
[CTE::cte_bd2epic]: pathmill_options: -b 3 -u -p
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill%/afs/apd/func/vlsi/alliance00/local/cmos8s/cm
os8s.pathmill.early -U /afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c
[CTE::cte_bd2epic]: bd2epic_options:
ASSERT(/afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/pathmill/idcdsuc_mac/IDCDSUC.assert)
WLCOUNT_CAP(/afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/pathmill/idcdsuc_mac/IDCDSUC.nodeca
p) WLCOUNT_CAP_NODES() WIRE_CAP_CASE() PM_OPTIONS(-b 3 -u -p
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill%/afs/apd/func/vlsi/alliance00/local/cmos8s/cm
os8s.pathmill.early -U /afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c)
        > CTE::bd2epic { NETLIST(/afs/apd/func/vlsi/alliance00/tim...
[bd2epic]: Release 1.2 Compiled on Jan 29 1999 at 16:19:04.
[bd2epic]: Asserting pathmill wire cap based on wicount table estimates
[bd2epic]: Pathmill wire cap based on cap values
Inode_capl: (W) Usage (xslow_mode_clockblock) pin (clkl_mode4) is missing timing information!
[node_cap]: (W) Usage (xslow_mode_clockblock) pin (clkl_mode5) is missing timing information! [node_cap]: (W) Usage (xslow_mode_clockblock) pin (clkl_mode6) is missing timing information!
[node_cap]: (W) Usage (xslow_mode_clockblock) pin (clkl_mode8) is missing timing information!
                                           The Control of the Co
> pagnet [padnet]: Added 195 IOPADs.
        > padnet
          > idm::get active network
          > idm::foreach_proto_pin po -protobox __CiType_16_30a98de8...
            > idm::object_name __CiType_17_30aac34c
            > idm::get_net_from_proto_pin __CiType_17_30aac34c
              > idm::object_name __CiType_20_3057fc90
            > idm::object_name __CiType_17_30aac328
            > idm::get_net_from_proto_pin __CiType_17_30aac328
> idm::object_name __CiType_20_30590568
            > idm::object_name __CiType_17_30aac304
            > idm::get_net_from_proto_pin __CiType_17_30aac304
              > idm::object_name __CiType_20_3058f6e0
            > idm::object_name __CiType_17_30aac2e0
            > idm::get_net_from_proto_pin __CiType_17_30aac2e0
> idm::object_name __CiType_20_3057f6c8
            > idm::object_name __CiType_17_30aac2bc
            > idm::get_net_from_proto_pin __CiType_17_30aac2bc
              > idm::object_name __CiType_20_3057fe48
            > idm::object_name __CiType_17_30aac298
            > idm::get_net_from_proto_pin __CiType_17_30aac298
               > idm::object_name __CiType_20_3059af68
```

```
> idm::get_net_from_proto_pin __CiType_17_30a4bda8
  > idm::object_name __CiType_20_3059ae78
> idm::object_name __CiType_17 30a4bd84
> idm::get_net_from_proto_pin __CiType_17_30a4bd84
 > idm::object_name __CiType_20_3057fd58
> idm::object_name __CiType_17_30a4bd60
> idm::get_net_from_proto_pin __CiType_17_30a4bd60
 > idm::object_name __CiType_20_30568e50
> idm::object_name __CiType_17_30a4bd3c
> idm::get_net_from_proto_pin __CiType_17_30a4bd3c
 > idm::object_name __CiType_20_3057fcb8
> idm::object_name __CiType_17_30a4bd18
> idm::get_net_from_proto_pin __CiType_17_30a4bd18
 > idm::object_name __CiType_20_3057fdf8
> idm::object_name __CiType_17_30a4bcf4
> idm::get_net_from_proto_pin __CiType_17_30a4bcf4
 > idm::object_name __CiType_20_3057f6a0
> idm::object_name __CiType_17_30a4bcd0
> idm::object_name __CiType_20_3056a2c8
> idm::object_name __CiType_17_30a4bcac
> idm::get_net_from_proto_pin __CiType_17_30a4bcac
> idm::object_name __CiType_20_30568d88
> idm::object_name __CiType_17_30a4bc88
> idm::object_name __CiType_20_3057ff60
> idm::object_name __CiType_17_30a4bc64
> idm::get_net_from_proto_pin __CiType_17_30a4bc64
> idm::object_name __CiType_20_3058fe60
> idm::object_name __CiType_17_30a4bc40
> idm::get_net_from_proto_pin __CiType_17_30a4bc40
 > idm::object_name __CiType_20_3057fdd0
> idm::object_name __CiType_17_30a4bc1c
> idm::get_net_from_proto_pin __CiType_17_30a4bc1c
> idm::object_name __CiType_20_3057f678
> idm::object_name __CiType_17_30a4bbf8
> idm::get_net_from_proto_pin ___CiType_17_30a4bbf8
 > idm::object_name __CiType_17_30a4bbb0
> idm::get_net_from_proto_pin __CiType_17_30a4bbb0
 > idm::object_name __CiType 20 3057fa60
> idm::object_name __CiType_17_30a4bb8c
> idm::get_net_from_proto_pin __CiType_17_30a4bb8c
 > idm::object_name __CiType_20_3057f628
> idm::object_name __CiType 17 30a4bb44
> idm::get_net_from_proto_pin __CiType_17_30a4bb44
 > idm::object_name __CiType_20_3057fa38
> idm::object_name __CiType_17_30a4bb20
> idm::get_net_from_proto_pin __CiType_17_30a4bb20
 > idm::object_name __CiType_17_30a4bad8
> idm::get_net_from_proto_pin __CiType_17_30a4bad8
 > idm::object_name __CiType_20_3057f600
> idm::object_name __CiType_17_30a4bab4
```

> idm::get_net_from_proto_pin __CiType_17_30a4bab4

```
> idm::object_name __CiType_20_3057fa10
                     > idm::object_name __CiType_17_30a4ba90
                     > idm::get_net_from_proto_pin __CiType_17_30a4ba90
                      > idm::object_name __CiType_20_3057fd80
                     > idm::object_name __CiType_17_30a4ba6c
                     > idm::get_net_from_proto_pin __CiType_17_30a4ba6c
                      > idm::object_name __CiType_20_30568c98
                     > idm::object_name __CiType_17_30a4ba48
                     > idm::get_net_from_proto_pin __CiType_17_30a4ba48
                      > idm::object_name __CiType_20_3057f650
                     > idm::object_name __CiType_17_30a4ba24
                     > idm::get_net_from_proto_pin __CiType_17_30a4ba24
                      > idm::object_name __CiType_20_3057f7b8
                     > idm::object_name __CiType_17_30a4ba00
                     > idm::get_net_from_proto_pin __CiType_17_30a4ba00
                      > idm::object_name __CiType_20_3058fbb8
                     > idm::object_name __CiType_17_30a4b9dc
                     > idm::get_net_from_proto_pin __CiType_17_30a4b9dc
                      > idm::object_name.__CiType_20_3059b1c0
                     > idm::object_name __CiType_17_30a4b9b8
                     > idm::get_net_from_proto_pin __CiType_17_30a4b9b8
                      > idm::object_name __CiType_20_3057f808
                     > idm::object_name __CiType_17_30a4b994
                     > idm::get_net_from_proto_pin __CiType_17_30a4b994
> idm::get_net_from_proto_pin __CiType_17_30a4b994 -- > idm::object_name __CiType_20_3059b648
> idm::object_name __CiType_20_3059648

> idm::object_name __CiType_17_30a4b970

> idm::object_name __CiType_20_3057fec0

> idm::object_name __CiType_17_30a4b94c
> idm::object_name __CiType_17_30a4b94c

> idm::get_net_from_proto_pin __CiType_17_30a4b94c

> idm::object_name __CiType_20_3057fda8

> idm::object_name __CiType_17_30a4b928
             > idm::get_name __CiType_1/_30a4b928
> idm::get_net_from_proto_pin __CiType_17_30a4b928
> idm::object_name __CiType_20_3059b7d8

[CTE::fixup_po_nets]: (I) PO net 'dotr_scan_out&0' doesn't match_DO land
              rename
                       > idm::locate_net -name gptr_scan_out -proto_box __CiType_...
                         > idm::set_net_name -net __CiType_20_3059b7d8 -name gptr_s...
                     > idm::object_name __CiType_17_30a4b904
                     > idm::get_net_from_proto_pin __CiType_17_30a4b904
                      > idm::object_name __CiType_20_3057ff10
                     > idm::get_net_from_proto_pin __CiType_17_30a4b8bc
                      > idm::object_name __CiType_20_3059b8f0
                     > idm::object_name __CiType_17_30a4b898
                     > idm::get_net_from_proto_pin __CiType_17_30a4b898
                       > idm::object_name __CiType_20_30590540
                     > idm::get_net_from_proto_pin __CiType_17_30a4b874
                       > idm::object_name __CiType_20_3057f790
                     > idm::object_name __CiType_17_30a4b850
                     > idm::get_net_from_proto_pin __CiType_17_30a4b850
                       > idm::object_name __CiType_20_3057fe70
                     > idm::get_net_from_proto_pin __CiType_17_30a4b82c
```

```
> idm::object_name __CiType_20_3057f998
> idm::object_name __CiType_17_30a4b808
> idm::get_net_from_proto_pin __CiType_17_30a4b808
 > idm::object_name __CiType_20_3057f970
> idm::object_name __CiType_17_30a4b7e4
> idm::object_name __CiType_17_30a4b7c0
> idm::get_net_from_proto_pin __CiType_17_30a4b7c0
 > idm::object_name __CiType_20_3057f920
> idm::object_name __CiType_17_30a4b79c
> idm::get net from proto pin CiType 17 30a4b79c
 > idm::object_name __CiType_20_3057f8d0
> idm::object_name __CiType_17_30a4b778
> idm::get_net_from_proto_pin __CiType_17_30a4b778
 > idm::object_name __CiType_20_3057f880
> idm::object_name __CiType_17_30a4b754
> idm::get net from proto pin CiType 17 30a4b754
 > idm::object_name __CiType_20_3057f858
> idm::object_name __CiType_17_30a4b730
> idm::get_net_from_proto_pin __CiType_17_30a4b730
 > idm::object_name __CiType_20_3057f830
> idm::object_name __CiType_17_30a4b70c
> idm::get_net_from_proto_pin __CiType_17_30a4b70c
 > idm::object_name __CiType_20_3057fc40
> idm::object_name __CiType_17_30a4b6e8
> idm::get_net_from_proto_pin___CiType_17_30a4b6e8
 > idm::object_name __CiType_20_3057fc18
> idm::object_name __CiType_17_30a4b6c4
> idm::get net from proto pin: CiType 17 30a4b6c4
 > idm::object_name __CiType=20_3057fbf0
> idm::object_name __CiType_17_30a4b6a0
> idm::get_net_from_proto_pin __CiType_17_30a4b6a0
 > idm::object_name __CiType_20_3057fbc8
> idm::object_name __CiType_17_30a4b67c
> idm::get_net_from_proto_pin __CiType_17_30a4b67c
> idm::object_name __CiType_20_3057fba0
> idm::object_name __CiType_17_30a4b634
> idm::get_net_from_proto_pin __CiType_17_30a4b634
 > idm::object_name __CiType_20_3057fb78
> idm::object_name __CiType_17_30a4b5ec
> idm::get_net_from_proto_pin __CiType_17 30a4b5ec
 > idm::object_name __CiType_20 3057fb50
> idm::object_name __CiType_17 30a4b5c8
> idm::get_net_from_proto_pin __CiType_17_30a4b5c8
 > idm::object_name __CiType_20_3057fb28
> idm::object_name __CiType_17_30a4b580
> idm::get_net_from_proto_pin __CiType_17_30a4b580
 > idm::object_name __CiType_20_3057fb00
> idm::object_name __CiType_17_30a4b55c
> idm::get_net_from_proto_pin __CiType_17_30a4b55c
 > idm::object_name __CiType_20_3057fad8
> idm::object_name __CiType_17_30a4b538
> idm::get_net_from_proto_pin __CiType_17_30a4b538
 > idm::object_name __CiType_20_3057fab0
```

```
> idm::object_name __CiType_17_30a4b514
     > idm::get_net_from_proto_pin __CiType_17_30a4b514
       > idm::object_name __CiType_20_3057fa88
      > idm::object_name __CiType_17_30a4b4f0
      > idm::get_net_from_proto_pin __CiType_17_30a4b4f0
      > idm::object_name __CiType_20_3057f9e8
      > idm::object_name __CiType_17_30a4b4cc
      > idm::get_net_from_proto_pin __CiType_17_30a4b4cc
       > idm::object_name __CiType_20_3057f9c0
      > idm::object_name __CiType_17_30a4b4a8
      > idm::get_net_from_proto_pin __CiType_17_30a4b4a8
       > idm::object_name __CiType_20_3057fd08
      > idm::object_name __CiType_17_30a4b484
      > idm::get_net_from_proto_pin __CiType_17_30a4b484
       > idm::object_name __CiType_20_3057fce0
      > idm::object_name __CiType_17_30a4b460
      > idm::get_net_from_proto_pin __CiType_17_30a4b460
       > idm::object_name __CiType_20_3057f5d8
      > idm::object_name __CiType_17_30a4b43c
      > idm::get_net_from_proto_pin __CiType_17_30a4b43c
       > idm::object_name __CiType_20_3057f5b0
      > idm::object_name __CiType_17_30a4b418
      > idm::get_net_from_proto_pin __CiType_17_30a4b418
       > idm::object_name __CiType_20_3057f588
      > idm::object_name ___CiType_17-230a4b3f4--
      > idm::get_net_from_proto_pin __CiType_17_30a4b3f4
      > idm::object_name __CiType_20_3057f560
     >-idm::object_name __CiType_17_30a4b3d0
      > idm::get_net_from:_proto_pin __CiType_17_30a4b3d0
       > idm::object_name __CiType_20_3057f718
      > idm::get_net_from_proto_pin __CiType_17_30a4b3ac
      > idm::object_name __CiType_20_3057f6f0
      > idm::get_net_from_proto_pin __CiType_17_30a4b364
       > idm::object_name __CiType_20_3057f768
      > idm::object_name __CiType_17_30a4b340
      > idm::get_net_from_proto_pin __CiType_17_30a4b340
       > idm::object_name __CiType_20_3057f740
   > write vim -library /afs/apd/func/vlsi/alliance00/timing/...
bdz> vim_preexport __CiType_16_30a98de8
Loading: /afs/watson.ibm.com/projects/vlsi/cte/tools/bd2/vol1/booledozer/4.1/tcl/constant_support.tcl
         > str_parm one_net_name
         > str_parm zero_net_name
         > is parm custom_constants_kill_fanout_tree
         > is parm custom constants_kill_const_boxes
       > nextbox dot2ms()
>>1: nextbox( dot2ms() );
bdz> vim_postexport __CiType_16_30a98de8
        > str_parm one_net_name
        > str_parm zero_net_name
        > is_parm standard_constants_run_tiegen
       > nextnet ms2dot(BUS)
[
```

```
>>]: nextnet( ms2dot(BUS) );
Process took 709.21 cpu seconds or 00:20:19 wall time.
Used 39924388 bytes or 38 megs.
Highest message level was ERROR: 97 WARNING, 65 ERROR.
Return code 0
cte ci term
[DCL-17025]:
                            Start of Limit checking messages
[DCL-17025]:
                            End of Limit checking messages
*Info* Running Pathmill Model Build
CTE: Initializing for technology cmos8s
WARNING: Overriding technology files by command line parameter.
Preprocessing configuration file epic.inp --> epic.inp.final
 Include path for cpp...
  /afs/apd/func/vlsi/alliance00/libraries/pathmill/config
  /afs/watson/projects/vlsi/cte/tech/cmos8s/base/prod/pathmill/config
  /afs/apd/func/visi/alliance00/bscc8/prod/cc8s/pathmill/config
  /afs/watson/projects/vlsi/cte/tools/epic/5.1/local/pathmill/config
 Locating cpp include files for epic.inp...
  /afs/apd/func/vlsi/alliance00/libraries/pathmill/config/template.cfg
  ./IDCDSUC.assert
  /afs/apd/func/vlsi/alliance00/libraries/pathmill/config/sets.cfg
  ./IDCDSUC.nodecap
 Executing /usr/ccs/lib/cpp...
 Executing PERL: substituting CTE vars and generating node lists...
Preprocessing completed successfully
*EXEC* /afs/apd/func/vlsi/alliance00/libraries/pathmill/audit/pm_audit_alli00 -U
/afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c -p
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmo
s8s.pathmill.early -x -n netlist -c epic.inp.final -L
/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models -L
/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice -b 3 -u -o build model
[pm_audit_alli00] Alliance 2000 Pathmill Audit Program (version 0.1)
[pm_audit_alli00] Executed: Sun Apr 18 22:10:20 EDT 1999
[pm_audit_alli00] WARNING -- Specified 2 tech files:
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early!
[pm_audit_alli00] CTE environment specifies...
[pm_audit_alli00] technology: cmos8s
[pm_audit_alli00] ibmtech verion: 5.1
[pm_audit_alli00] pathmill install: 5.1
[pm_audit_alli00] Checking netlist file: netlist
```

[pm_audit_alli00] WARNING -- Netlist is missing technology audit data! [pm_audit_alli00] Completed successfully

EPIC_CC_OPTIONS is set to: -D_ENABLE_HOOKS -D_ENABLE_HOOKS -D_PROCESS_MODEL

pathmill -U /afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c -p /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmo s8s.pathmill.early -x -n netlist -c epic.inp.final -L /afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models -L /afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice -b 3 -u -o build_model Building libCustom.o .... #! .epicrun/libCustom.o if_setup epic_mti_if_quit_ack epicState shm_put_msg put msa ld: 0711-319 WARNING: Exported symbol not defined: estimateDeviceParameters ld: 0711-319 WARNING: Exported symbol not defined: timemill_user_init ld: 0711-319 WARNING: Exported symbol not defined: powrmill_user_init ld: 0711-319 WARNING: Exported symbol not defined: iAreaCap ld: 0711-319 WARNING: Exported symbol not defined: iDiffCap ld: 0711-319 WARNING: Exported symbol not defined: iFringeCap ld: 0711-319 WARNING: Exported symbol not defined: ilnit ld: 0711-319 WARNING: Exported symbol not defined: m12cc ld: 0711-319 WARNING: Exported symbol not defined: m12dw Id: 0711-319 WARNING: Exported symbol not defined: epicUserControl ld: 0711-319 WARNING: Exported symbol not defined: epicUserMain ld: 0711-319 WARNING: Exported symbol not defined: epic_mti_if_quit_ack ld: 0711-319 WARNING: Exported symbol not defined: if_setup ld: 0711-319 WARNING: Exported symbol not defined: epicState

Using /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/pathmill/idcdsuc_mac/libCustom.o ...

Notice: License pathmill will expire on 4/30/99.

ld: 0711-319 WARNING: Exported symbol not defined: shm_put_msg ld: 0711-319 WARNING: Exported symbol not defined: put_msg

## options:

pathmill -t -c epic.inp.final -p /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early -o build_model -b 3 Simulator execution begins...

Notice: License pathmill/pfx will expire on 4/30/99.

Compiling "netlist"

The second recognition and the Second

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cb_mode_block.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_mode_block.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_invvn02.spi" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oPfet" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oNfet" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_invvn.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_lat_core_s.spi"
Notice: License spice_parser will_expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cb_clk_32_1.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_32_1.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_core.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_se.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_clka.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv11e.spi" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oPfetLowVt" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oNfetLowVt" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn12c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn09c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn01c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n04c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn15c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn13c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv19b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn08c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn12d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n12c.spi" Notice: License spice_parser will expire on 4/30/99.

العديد. المن التي وقد الرائد الأسوال التأكية تهما المصادعة

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3v02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v13c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_xbn2n01b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor3n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa21n10c.spi"
Notice: License spice_parser will expire on 4/30/99.

and the second of the second form the second of the second

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n11c.spi"

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa22n10c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_xbo2n01d.spi"

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v13d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4n05d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3i11b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling: "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v10c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2g14e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v10b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa21n10e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n08c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv13b.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2g12e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv13c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor3v10e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn16c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv09c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n05c.spi"
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2v11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2g11b.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3z10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn07d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_lat_core_b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nnd2n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nnd2n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_ao22n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_ao22n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn05d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nnd3n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nnd3n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nor2n06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nor2n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_ao21n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_ao21n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_oa21n07c.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_oa21n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2f03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn01e.spi"

| PathMill Version 5.1plus | SN: P013098-AIX | Copyright (c) 1997 Synopsys Inc., All Rights Reserved.

Built by olevi in " PM_DEV " on Fri Jan 30 12:01:27 PST 1998

Enabling ibmgray model bulding code.

Warning: invalid command or arguments on line 69 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill. corners 10 1.45

Warning: invalid command or arguments on line 1920 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill. corners 10 1.45

Warning: invalid command or arguments on line 68 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early. corners -10 1.70

Warning: invalid command or arguments on line 1919 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early. corners -10 1.70

## Done building data structure

CTE Pathmill post-processor: Determining clock nodes to ignore

CTE Pathmill post-processor: Determining pattern files from configuration file WARNING:PathMill:0x20521001:Node gptr_scan_out does not exist in netlist

WARNING:PathMill:0x20521001:Node gptr_scan_out does not exist in netlist

WARNING:PathMill:0x20525001:source_node test_c1 is set to LOW WARNING:PathMill:0x20525001:source_node scan_in is set to LOW

WARNING:PathMill:0x20521001:Node scan_in<0> does not exist in netlist

WARNING:PathMill:0x20521001:Node scan_in<1> does not exist in netlist

WARNING:PathMill:0x20521001:Node scan_in<2> does not exist in netlist

WARNING:PathMill:0x20525001:source_node a_clk is set to LOW

WARNING:PathMill:0x20525001:source_node b_clk is set to LOW

WARNING:PathMill:0x20525001:source_node clkl_mode7 is set to HIGH

WARNING:PathMill:0x20525001:source_node gptr_a_clk is set to LOW

WARNING:PathMill:0x20525001:source_node gptr_b_clk is set to LOW

WARNING:PathMill:0x20525001:source_node gptr_scan_in is set to LOW

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_P465.IBMtech_P(pf_epic)

(l=0.55u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_P465.IBMtech_P(pf_epic)

(l=0.55u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_N468.IBMtech_N(nf_epic)

(l=0.55u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_N468.IBMtech_N(nf_epic)

(I=0.55u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_P346.IBMtech_P(pf_e pic) (I=0.65u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_P346.IBMtech_P(pf_e pic) (I=0.65u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_N344.IBMtech_N(nf_e pic) (I=0.65u) is not in tech file

WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_N344.IBMtech_N(nf_e pic) (I=0.65u) is not in tech file

Working in timing verify mode - clock edge reference, turning on the transparent_mode

Unlimited transparency depth data_to_latch report is on latch_to_latch report is on gated_clock report is on pattern acac_drv2000: 0 matched pattern invmux: 0 matched pattern buffer2: 0 matched

pattern zljs_clk_core_padc1: 0 matched

==> ibm_gray: Opened the NT latch pattern list named:

/afs/apd/func/vlsi/alliance00/libraries/pathmill/patterns/nt_latch_pattern_list

pattern zljs_clk_32_1: 6 matched pattern zljs_clk_core: 6 matched pattern zljs_clk_corepar: 0 matched pattern zlis_clk_32_2: 0 matched pattern zljs_clk_core: 0 matched pattern zljs_clk_corepar: 0 matched pattern zljs_clk_32_3: 0 matched pattern zljs_clk_core3: 0 matched pattern zljs_clk_core3par: 0 matched pattern zljs_lat_core_a: 0 matched pattern zljs_lat_core_b: 83 matched pattern zljs_lat_core_c: 0 matched pattern tg: 42 matched pattern 4ns: 0 matched pattern 4ps: 9 matched pattern 2ns: 96 matched pattern 2ps: 714 matched pattern 2ns1a: 28 matched pattern 2ps1a: 104 matched pattern 2ns1: 32 matched pattern 2ps1: 32 matched pattern 2ns2: 118 matched pattern 2ps2: 40 matched pattern XN4: 0 matched pattern XR4: 0 matched pattern XN3: 0 matched pattern XR3: 0 matched pattern XN2: 0 matched pattern XN2B: 1 matched pattern XN2BGoofyExtract: 0 matched pattern XR2: 0 matched pattern XR2B: 1 matched build model name idcdsuc mac li şir turun yığıtılı bi t

Done reading setup file for build_model characterize.file pattern zljs_mode_block: 0 matched pattern zljs_mode_block: 1 matched

Marking Inverters, Latches and RAM cells Finished Marking Inverters, Latches and RAM cells

Marking Transfer gates
Finished Marking Transfer gates

Setting transistor Directions
The percentage of elements with direction set is (including bi-directional) 100.00%.
Clock Propagation Begins
Clock Propagation End
WARNING:PathMill:0x20522006:Found a latch node without a controlling clock
xgptr_latch.X_mb.X_mode<4>.l2
WARNING:PathMill:0x20522006:Found a latch node without a controlling clock
xgptr_latch.X_mb.X_mode<4>.l1_n
WARNING:PathMill:0x20522006:Found a latch node without a controlling clock

xgptr_latch.X_mb.X_mode<5>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock

xqptr_latch.X_mb.X_mode<5>.l1_n

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xgptr_latch.X mb.X mode<6>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr_latch.X_mb.X_mode<6>.i1_n

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xgptr_latch.X_mb.X mode<7>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xgptr_latch.X_mb.X_mode<7>.l1_n

*** start calculating MAX clock skew ***

start propagating clock information for node clkg stop propagating clock information from node clkg

start propagating clock information for node clkg2 stop propagating clock information from node clkg2

*** finished calculating MAX clock skew ***

*** start calculating MIN clock skew ***

start propagating clock information for node clkg stop propagating clock information from node clkg

start propagating clock information for node clkg2 stop propagating clock information from node clkg2

*** finished calculating MIN clock skew ***

Path Search Begins

*** start searching LONGEST paths ***

start searching for source node clkg WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1 n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n stop searching from source node clkg

start searching for source node clkg2 stop searching from source node clkg2

start searching for source node op_dsbl_after stop searching from source node op_dsbl_after

start searching for source node eu_iu_spare1

stop searching from source node eu_iu_spare1

start searching for source node second_op_lat stop searching from source node second_op_lat

start searching for source node mcr41_trap stop searching from source node mcr41_trap

start searching for source node ifet_xcptn stop searching from source node ifet_xcptn

start searching for source node iu_eu_xcpt_pend stop searching from source node iu_eu_xcpt_pend

start searching for source node iq_blk_d1 stop searching from source node iq_blk_d1

start searching for source node dcd_op_44 stop searching from source node dcd_op_44

start searching for source node ru_write_in_iq stop searching from source node ru_write_in_iq

start searching for source node ru_iu_rcvy_rst stop searching from source node ru_iu_rcvy_rst

start searching for source node eu_iu_enter_slow_md stop searching from source node eu_iu_enter_slow_md

start searching for source node id_instr_stores stop searching from source node id_instr_stores

start searching for source node op_inq_stores
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2766.X_P1.IBMtech_P to node n1115
DC path exists through the following transistors from node: n1115 to vdd
xc2766.X_P2.IBMtech_P
stop searching from source node op_inq_stores

start searching for source node iq_blk_aa stop searching from source node iq_blk_aa

start searching for source node aa_ofc_available stop searching from source node aa_ofc_available

start searching for source node eu_iu_mmode stop searching from source node eu_iu_mmode

start searching for source node eu_iu_mcset_e1 stop searching from source node eu_iu_mcset_e1

start searching for source node aa_ofc_hold stop searching from source node aa_ofc_hold

start searching for source node ru_98_43

stop searching from source node ru_98_43

start searching for source node srlz_op_match stop searching from source node srlz_op_match

start searching for source node first_op_lat stop searching from source node first_op_lat

start searching for source node zero_branches stop searching from source node zero_branches

start searching for source node dcd_mcr41_blk stop searching from source node dcd_mcr41_blk

start searching for source node xu_iu_xlat_busy stop searching from source node xu_iu_xlat_busy

start searching for source node du_iu_hold_aa_req stop searching from source node du_iu_hold_aa_req

start searching for source node eu_iu_fpu_end_op stop searching from source node eu_iu_fpu_end_op

start searching for source node eu_iu_misc_hold stop searching from source node eu_iu_misc_hold

start searching for source node op_cmp_raw stop searching from source node op_cmp_raw

start searching for source node op_dsbl_before stop searching from source node op_dsbl_before

start searching for source node op_drain stop searching from source node op_drain

start searching for source node eu_iu_fxu_end_op stop searching from source node eu_iu_fxu_end_op

start searching for source node op_mcend_raw stop searching from source node op_mcend_raw

start searching for source node need_opnd_req stop searching from source node need_opnd_req

start searching for source node legal_bht_br stop searching from source node legal_bht_br

start searching for source node bht_branch_req stop searching from source node bht_branch_req

start searching for source node id_ex_in_mm stop searching from source node id_ex_in_mm

start searching for source node du_iu_quiesced stop searching from source node du_iu_quiesced

start searching for source node iu_op_cmp_hit_a stop searching from source node iu_op_cmp_hit_a

start searching for source node iu_op_cmp_hit_b stop searching from source node iu_op_cmp_hit_b

start searching for source node iu_op_cmp_hit_c stop searching from source node iu_op_cmp_hit_c

start searching for source node iu_op_cmp_hit_d stop searching from source node iu_op_cmp_hit_d

start searching for source node dcd_frc_milli stop searching from source node dcd_frc_milli

start searching for source node iq_empty stop searching from source node iq_empty

start searching for source node op_serialize stop searching from source node op_serialize

start searching for source node aa_agi_lat stop searching from source node aa_agi_lat

start searching for source node branch_request stop searching from source node branch_request

start searching for source node ru_9a_52 stop searching from source node ru_9a_52

start searching for source node bu_iu_quiesced stop searching from source node bu_iu_quiesced

start searching for source node dcd_blk_dsucc stop searching from source node dcd_blk_dsucc

start searching for source node op_eim_dcd stop searching from source node op_eim_dcd

start searching for source node iqmcode_mod_390gr stop searching from source node iqmcode_mod_390gr

start searching for source node eu_iu_e1_exc_cond stop searching from source node eu_iu_e1_exc_cond

start searching for source node aa_ofc_block_req

stop searching from source node aa_ofc_block_req

start searching for source node eu_iu_fpu_excpn stop searching from source node eu_iu_fpu_excpn

start searching for source node block_aa_branch stop searching from source node block_aa_branch

start searching for source node ru_iu_rq_blk stop searching from source node ru_iu_rq_blk

start searching for source node op_chkpt_synch stop searching from source node op_chkpt_synch

start searching for source node ireg_valid
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2752.X_P1.IBMtech_P to node n1415
DC path exists through the following transistors from node: n1415 to vdd
xc2752.X_P2.IBMtech_P
stop searching from source node ireg_valid

start searching for source node ru_9a_36 stop searching from source node ru_9a_36

start searching for source node three_branches stop searching from source node three_branches

start searching for source node bht_block_dcd stop searching from source node bht_block_dcd

start searching for source node ru_9a_20 stop searching from source node ru_9a_20

start searching for source node iu_eu_data_blocked stop searching from source node iu_eu_data_blocked

start searching for source node op_is_44 stop searching from source node op_is_44

start searching for source node inst_fetches stop searching from source node inst_fetches

start searching for source node eu_iu_fxu_exc_cond stop searching from source node eu_iu_fxu_exc_cond

start searching for source node ru_9a_04 stop searching from source node ru_9a_04

start searching for source node br_wrong_targ
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xex_in_prog_reg_n_lat_0.X_gate.X_P1<0>.IBMtech_P to node
xex_in_prog_reg_n_lat_0.X_core.I1_n
DC path exists through the following transistors from node: xex_in_prog_reg_n_lat_0.dn to vdd
xex_in_prog_reg_n_lat_0.X_gate.X_P2<0>.IBMtech_P
stop searching from source node br_wrong_targ

start searching for source node scan_enable stop searching from source node scan_enable

start searching for source node du_iu_store_status<0> stop searching from source node du_iu_store_status<0>

start searching for source node du_iu_store_status<1> stop searching from source node du_iu_store_status<1>

start searching for source node du_iu_store_status<2> stop searching from source node du_iu_store_status<2>

start searching for source node eu_iu_srlz_op_actn<0> stop searching from source node eu_iu_srlz_op_actn<0>

start searching for source node eu_iu_srlz_op_actn<1> stop searching from source node eu_iu_srlz_op_actn<1>

start searching for source node ru_9a_0001<0> stop searching from source node ru_9a_0001<0>

start searching for source node ru_9a_0001<1> stop searching from source node ru_9a_0001<1>

start searching for source node ireg_0_1<0> stop searching from source node ireg_0_1<0>

start searching for source node ireg_0_1<1> stop searching from source node ireg_0_1<1>

start searching for source node num_dcd_cyl<0> stop searching from source node num_dcd_cyl<0>

start searching for source node num_dcd_cyl<1> stop searching from source node num_dcd_cyl<1>

start searching for source node ru_9a_3233<32> stop searching from source node ru_9a_3233<32>

start searching for source node ru_9a_3233<33> stop searching from source node ru_9a_3233<33>

start searching for source node eu_iu_interrupt_info<0> stop searching from source node eu_iu_interrupt_info<0>

start searching for source node eu_iu_interrupt_info<1> stop searching from source node eu_iu_interrupt_info<1>

start searching for source node eu_iu_interrupt_info<2> stop searching from source node eu_iu_interrupt_info<2>

start searching for source node eu_iu_interrupt_info<3> stop searching from source node eu_iu_interrupt_info<3>

start searching for source node ru_9a_1617<16>

stop searching from source node ru_9a_1617<16>

start searching for source node ru_9a_1617<17> stop searching from source node ru_9a_1617<17>

start searching for source node eu_iu_srlz_op_encode<0> stop searching from source node eu_iu_srlz_op_encode<0>

start searching for source node eu_iu_srlz_op_encode<1> stop searching from source node eu_iu_srlz_op_encode<1>

start searching for source node eu_iu_srlz_op_encode<2>
stop searching from source node eu_iu_srlz_op_encode<2>

start searching for source node eu_iu_srlz_op_encode<3> stop searching from source node eu_iu_srlz_op_encode<3>

start searching for source node eu_iu_srlz_op_encode<4> stop searching from source node eu_iu_srlz_op_encode<4>

start searching for source node eu_iu_srlz_op_encode<5> stop searching from source node eu_iu_srlz_op_encode<5>

start searching for source node eu_iu_srlz_op_encode<6> stop searching from source node eu_iu_srlz_op_encode<6>

start searching for source node eu_iu_srlz_op_encode<7> stop searching from source node eu_iu_srlz_op_encode<7>

start searching for source node eu_iu_srlz_op_encode<8> stop searching from source node eu_iu_srlz_op_encode<8>

start searching for source node eu_iu_srlz_op_encode<9> stop searching from source node eu_iu_srlz_op_encode<9>

start searching for source node eu_iu_srlz_op_encode<10>
stop searching from source node eu_iu_srlz_op_encode<10>

start searching for source node eu_iu_srlz_op_encode<11> stop searching from source node eu_iu_srlz_op_encode<11>

start searching for source node ru_9a_4849<48> stop searching from source node ru_9a_4849<48>

start searching for source node ru_9a_4849<49> stop searching from source node ru_9a_4849<49>

start searching for source node ireg_1631<22> stop searching from source node ireg_1631<22>

start searching for source node ireg_1631<23> stop searching from source node ireg_1631<23>

start searching for source node ireg_1631<24> stop searching from source node ireg_1631<24>

start searching for source node ireg_1631<25> stop searching from source node ireg_1631<25>

start searching for source node ireg_1631<26> stop searching from source node ireg_1631<26>

start searching for source node ireg_1631<27> stop searching from source node ireg_1631<27>

start searching for source node ireg_1631<28> stop searching from source node ireg_1631<28>

start searching for source node ireg_1631<29> stop searching from source node ireg_1631<29>

start searching for source node ireg_1631<30> stop searching from source node ireg_1631<30>

*** finished searching LONGEST paths ***

*** start searching SHORTEST paths ***

start searching for source node clkg WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_qate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate:X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.i1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_qate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n stop searching from source node clkg

start searching for source node clkg2 stop searching from source node clkg2

start searching for source node op_dsbl_after stop searching from source node op_dsbl_after

start searching for source node eu_iu_spare1 stop searching from source node eu_iu_spare1

start searching for source node second_op_lat stop searching from source node second_op_lat

start searching for source node mcr41_trap stop searching from source node mcr41_trap

start searching for source node ifet_xcptn stop searching from source node ifet_xcptn

start searching for source node iu_eu_xcpt_pend stop searching from source node iu_eu_xcpt_pend

start searching for source node iq_blk_d1 stop searching from source node iq_blk_d1

start searching for source node dcd_op_44 stop searching from source node dcd_op_44

start searching for source node ru_write_in_iq stop searching from source node ru_write_in_iq

start searching for source node ru_iu_rcvy_rst stop searching from source node ru_iu_rcvy_rst

start searching for source node eu_iu_enter_slow_md stop searching from source node eu_iu_enter_slow_md

start searching for source node id_instr_stores stop searching from source node id_instr_stores

start searching for source node op_inq_stores stop searching from source node op_inq_stores

start searching for source node iq_blk_aa stop searching from source node iq_blk_aa

start searching for source node aa_ofc_available stop searching from source node aa_ofc_available

start searching for source node eu_iu_mmode stop searching from source node eu_iu_mmode

start searching for source node eu_iu_mcset_e1 stop searching from source node eu_iu_mcset_e1

start searching for source node aa_ofc_hold stop searching from source node aa_ofc_hold

start searching for source node ru_98_43 stop searching from source node ru_98_43

start searching for source node srlz_op_match stop searching from source node srlz_op_match

start searching for source node first_op_lat stop searching from source node first_op_lat

start searching for source node zero_branches stop searching from source node zero_branches

start searching for source node dcd_mcr41_blk

stop searching from source node dcd_mcr41_blk

start searching for source node xu_iu_xlat_busy stop searching from source node xu_iu_xlat_busy

start searching for source node du_iu_hold_aa_req stop searching from source node du_iu_hold_aa_req

start searching for source node eu_iu_fpu_end_op stop searching from source node eu_iu_fpu_end_op

start searching for source node eu_iu_misc_hold stop searching from source node eu_iu_misc_hold

start searching for source node op_cmp_raw stop searching from source node op_cmp_raw

start searching for source node op_dsbl_before stop searching from source node op_dsbl_before

start searching for source node op_drain stop searching from source node op_drain

start searching for source node eu_iu_fxu_end_op stop searching from source node eu_iu_fxu_end_op

start searching for source node op_mcend_raw stop searching from source node op_mcend_raw

start searching for source node need_opnd_req stop searching from source node need_opnd_req

start searching for source node legal_bht_br stop searching from source node legal_bht_br

start searching for source node bht_branch_req stop searching from source node bht_branch_req

start searching for source node id_ex_in_mm stop searching from source node id_ex_in_mm

start searching for source node du_iu_quiesced stop searching from source node du_iu_quiesced

start searching for source node iu_op_cmp_hit_a stop searching from source node iu_op_cmp_hit_a

start searching for source node iu_op_cmp_hit_b stop searching from source node iu_op_cmp_hit_b

start searching for source node iu_op_cmp_hit_c stop searching from source node iu_op_cmp_hit_c

start searching for source node iu_op_cmp_hit_d stop searching from source node iu_op_cmp_hit_d

start searching for source node dcd_frc_milli stop searching from source node dcd_frc_milli

start searching for source node iq_empty stop searching from source node iq_empty

start searching for source node op_serialize stop searching from source node op_serialize

start searching for source node aa_agi_lat stop searching from source node aa_agi_lat

start searching for source node branch_request stop searching from source node branch_request

start searching for source node ru_9a_52 stop searching from source node ru_9a_52

start searching for source node bu_iu_quiesced stop searching from source node bu_iu_quiesced

start searching for source node dcd_blk_dsucc stop searching from source node dcd_blk_dsucc

start searching for source node op_eim_dcd stop searching from source node op_eim_dcd

start searching for source node iqmcode_mod_390gr stop searching from source node iqmcode_mod_390gr

start searching for source node eu_iu_e1_exc_cond stop searching from source node eu_iu_e1_exc_cond

start searching for source node aa_ofc_block_req stop searching from source node aa_ofc_block_req

start searching for source node eu_iu_fpu_excpn stop searching from source node eu_iu_fpu_excpn

start searching for source node block_aa_branch stop searching from source node block_aa_branch

start searching for source node ru_iu_rq_blk stop searching from source node ru_iu_rq_blk

start searching for source node op_chkpt_synch

stop searching from source node op_chkpt_synch

start searching for source node ireg_valid
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2752.X_P1.IBMtech_P to node n1415
DC path exists through the following transistors from node: n1415 to vdd
xc2752.X_P2.IBMtech_P
stop searching from source node ireg_valid

start searching for source node ru_9a_36 stop searching from source node ru_9a_36

start searching for source node three_branches stop searching from source node three_branches

start searching for source node bht_block_dcd stop searching from source node bht_block_dcd

start searching for source node ru_9a_20 stop searching from source node ru_9a_20

start searching for source node iu_eu_data_blocked stop searching from source node iu_eu_data_blocked

start searching for source node op_is_44 stop searching from source node op_is_44

start searching for source node inst_fetches stop searching from source node inst_fetches

start searching for source node eu_iu_fxu_exc_cond stop searching from source node eu_iu_fxu_exc_cond

start searching for source node ru_9a_04 stop searching from source node ru_9a_04

start searching for source node br_wrong_targ
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xex_in_prog_reg_n_lat_0.X_gate.X_P1<0>.IBMtech_P to node
xex_in_prog_reg_n_lat_0.X_core.l1_n
DC path exists through the following transistors from node: xex_in_prog_reg_n_lat_0.dn to vdd
xex_in_prog_reg_n_lat_0.X_gate.X_P2<0>.IBMtech_P
stop searching from source node br_wrong_targ

start searching for source node scan_enable stop searching from source node scan_enable

start searching for source node du_iu_store_status<0> stop searching from source node du_iu_store_status<0>

start searching for source node du_iu_store_status<1> stop searching from source node du_iu_store_status<1>

start searching for source node du_iu_store_status<2> stop searching from source node du_iu_store_status<2>

start searching for source node eu_iu_srlz_op_actn<0> stop searching from source node eu_iu_srlz_op_actn<0>

start searching for source node eu_iu_srlz_op_actn<1>
stop searching from source node eu_iu_srlz_op_actn<1>

start searching for source node ru_9a_0001<0> stop searching from source node ru_9a_0001<0>

start searching for source node ru_9a_0001<1> stop searching from source node ru_9a_0001<1>

start searching for source node ireg_0_1<0> stop searching from source node ireg_0_1<0>

start searching for source node ireg_0_1<1>
stop searching from source node ireg_0_1<1>

start searching for source node num_dcd_cyl<0> stop searching from source node num_dcd_cyl<0>

start searching for source node num_dcd_cyl<1> stop searching from source node num_dcd_cyl<1>

start searching for source node ru_9a_3233<32> stop searching from source node ru_9a_3233<32>

start searching for source node ru_9a_3233<33> stop searching from source node ru_9a_3233<33>

start searching for source node eu_iu_interrupt_info<0>
stop searching from source node eu_iu_interrupt_info<0>

start searching for source node eu_iu_interrupt_info<1> stop searching from source node eu_iu_interrupt_info<1>

start searching for source node eu_iu_interrupt_info<2> stop searching from source node eu_iu_interrupt_info<2>

start searching for source node eu_iu_interrupt_info<3> stop searching from source node eu_iu_interrupt_info<3>

start searching for source node ru_9a_1617<16> stop searching from source node ru_9a_1617<16>

start searching for source node ru_9a_1617<17> stop searching from source node ru_9a_1617<17>

start searching for source node eu_iu_srlz_op_encode<0> stop searching from source node eu_iu_srlz_op_encode<0>

start searching for source node eu_iu_srlz_op_encode<1> stop searching from source node eu_iu_srlz_op_encode<1>

start searching for source node eu iu srlz op encode<2>

stop searching from source node eu_iu_srlz_op_encode<2>

start searching for source node eu_iu_srlz_op_encode<3> stop searching from source node eu_iu_srlz_op_encode<3>

start searching for source node eu_iu_srlz_op_encode<4> stop searching from source node eu_iu_srlz_op_encode<4>

start searching for source node eu_iu_srlz_op_encode<5> stop searching from source node eu_iu_srlz_op_encode<5>

start searching for source node eu_iu_srlz_op_encode<6> stop searching from source node eu_iu_srlz_op_encode<6>

start searching for source node eu_iu_srlz_op_encode<7> stop searching from source node eu_iu_srlz_op_encode<7>

start searching for source node eu_iu_srlz_op_encode<8> stop searching from source node eu_iu_srlz_op_encode<8>

start searching for source node eu_iu_srlz_op_encode<9> stop searching from source node eu_iu_srlz_op_encode<9>

start searching for source node eu_iu_srlz_op_encode<10> stop searching from source node eu_iu_srlz_op_encode<10>

start searching for source node eu_iu_srlz_op_encode<11> stop searching from source node eu_iu_srlz_op_encode<11>

start searching for source node ru_9a_4849<48> stop searching from source node ru_9a_4849<48>

start searching for source node ru_9a_4849<49> stop searching from source node ru_9a_4849<49>

start searching for source node ireg_1631<22> stop searching from source node ireg_1631<22>

start searching for source node ireg_1631<23> stop searching from source node ireg_1631<23>

start searching for source node ireg_1631<24> stop searching from source node ireg_1631<24>

start searching for source node ireg_1631<25> stop searching from source node ireg_1631<25>

start searching for source node ireg_1631<26> stop searching from source node ireg_1631<26>

start searching for source node ireg_1631<27> stop searching from source node ireg_1631<27>

start searching for source node ireg_1631<28> stop searching from source node ireg_1631<28>

start searching for source node ireg_1631<29> stop searching from source node ireg_1631<29>

start searching for source node ireg_1631<30> stop searching from source node ireg_1631<30>

*** finished searching SHORTEST paths ***

*** Critical Paths Search Completed. ***

*** Printing Reports. ***

A total of 2000 timing errors were reported in build_model.err A total of 200 critical paths were reported in build_model.out

***Node Slopes

## NODES WITH LARGE SLOPE

## NODE <-> slowest slope <-> node causing this transition

eu_iu_fxu_exc_cond	0.487 F	· •	<null></null>	
du_iu_quiesced			<null></null>	
eu_iu_mmode	0.407 F		<null></null>	
	0.423 R		<null></null>	
	0.53 F		<null></null>	
eu_iu_enter_slow_md	0.44 R		<null></null>	
eu_iu_misc_hold	0.415 R		<null></null>	
eu_iu_srlz_op_encode<11>		0.625 F	-	<null></null>
eu_iu_srlz_op_actn<0>	0.467 F		<null></null>	
eu_iu_srlz_op_actn<1>	0.426 F	-	<null></null>	
eu_iu_srlz_op_encode<5>		0.466 F		<null></null>
eu_iu_srlz_op_encode<4>		0.507 R		<null></null>
eu_iu_srlz_op_encode<6>		0.442 R		<null></null>
eu_iu_srlz_op_encode<7>	"	0.497 R		<null></null>
eu_iu_srlz_op_encode<8>		0.458 F		<null></null>
eu_iu_srlz_op_encode<9>		0.403 R		<null></null>
eu_iu_srlz_op_encode<2>		0.525 F		<null></null>
eu_iu_srlz_op_encode<1>		0.5 R		<null></null>
eu_iu_srlz_op_encode<0>		0.501 F		<null></null>
du_iu_store_status<2>	0.625 F		<null></null>	

## ***End Node Slopes

==> ibm_gray: Starting generation of PathMill IBMgray file. Program version: Version 04/23/98

==> ibm_gray: Writing output messages into file: idcdsuc_mac.ibmgray.log ...

==> ibm_gray: Program finished, now exiting.

==> ibm_gray: Starting generation of PathMill IBMgray file.

==> ibm_gray: Program log file generated by ibm_gray program Version 04/23/98

==> ibm_gray: Program run on: Sun Apr 18 22:16:29 1999

==> ibm_gray: Pathmill version: PATHMILL PM DEV

==> ibm_gray: No latches were flagged as NON-TRANSPARENT by the PathMill patterns!

```
==> ibm_gray: Data Gathering Phase ....
==> ibm_gray: Storing list of dynamic nodes, latches, and clock gates...
==> ibm_gray: Total number of dangling nodes found: 0
==> ibm_gray: Gathering data on clock tree nodes...
==> ibm_gray: Gathering data on model segments and nodes...
==> ibm_gray: Writing out the data into file: idcdsuc_mac.ibmgray ...
==> ibm_gray: Number of PIS found:
==> ibm_gray: Number of POS found:
                                           0
==> ibm_gray: Number of LATCHS found:
==> ibm_gray: Number of NON-TRANS LATCHS found: 0
==> ibm gray: Number of DYNAMIC CIRCUITS found: 0
==> ibm_gray: Number of CLOCK GATES found:
==> ibm_gray: Number of GLOBAL CLK SEGS found: 0
==> ibm_gray: Number of OTHER PROP SEGS found: 0
==> ibm gray: Program finished, now exiting.
```

CTE Pathmill post-processor: Determining quality record from configuration file CTE Pathmill post-processor: Determining clock information from pathmill data CTE Pathmill post-processor: Determining worst internal setup and hold slacks

Start writing model file idcdsuc_mac.c Finished writing model file

*** Finished Printing Reports. ***

*Info* Pathmill model build finished with a return code of: 0

*Info* Running Pathmill Path Search_

CTE: Initializing for technology cmos8s

WARNING: Overriding technology files by command line parameter.

Preprocessing configuration file epic.inp --> epic.inp.final

Include path for cpp...

/afs/apd/func/vlsi/alliance00/libraries/pathmill/config /afs/watson/projects/vlsi/cte/tech/cmos8s/base/prod/pathmill/config /afs/apd/func/vlsi/alliance00/bscc8/prod/cc8s/pathmill/config /afs/watson/projects/vlsi/cte/tools/epic/5.1/local/pathmill/config

Locating cpp include files for epic.inp...
/afs/apd/func/vlsi/alliance00/libraries/pathmill/config/template.cfg
./IDCDSUC.assert
/afs/apd/func/vlsi/alliance00/libraries/pathmill/config/sets.cfg
./IDCDSUC.nodecap

Executing /usr/ccs/lib/cpp...

Executing PERL: substituting CTE vars and generating node lists...

Preprocessing completed successfully *EXEC* /afs/apd/func/vlsi/alliance00/libraries/pathmill/audit/pm_audit_alli00 -U /afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c -p

```
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmo
 s8s.pathmill.early -x -n netlist -c epic.inp.final -L
 /afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models -L
 /afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice -b 3 -u
 [pm_audit_alli00] Alliance 2000 Pathmill Audit Program (version 0.1)
 [pm_audit_alli00] Executed: Sun Apr 18 22:16:44 EDT 1999
 [pm_audit_alli00] WARNING -- Specified 2 tech files:
 /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill
 /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early!
 [pm_audit_alli00] CTE environment specifies...
 [pm_audit_alli00] technology: cmos8s
 [pm_audit_alli00] ibmtech verion: 5.1
 [pm_audit_alli00] pathmill install: 5.1
 [pm_audit_alli00] Checking netlist file: netlist
 [pm_audit_alli00] WARNING -- Netlist is missing technology audit data!
 [pm_audit_alli00] Completed successfully
EPIC_CC_OPTIONS is set to: -D_ENABLE_HOOKS -D_PROCESS_MODEL
pathmill -U /afs/apd/func/vlsi/alliance00/libraries/pathmill/lib/customize.c -p
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmo
s8s.pathmill.early -x -n netlist -c epic.inp.final -L
                                       athmill/spice -b 3 -u
/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models -L
/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice -b 3 -u
Building libCustom.o ....
#! epicrun/libCustom.o
#! .epicrun/libCustom.o

if_setup
epic_mti_if_quit_ack
epicState
shm_put_msg
put_msg
ld: 0711-319 WARNING: Exported symbol not defined: estimateDeviceParameters
ld: 0711-319 WARNING: Exported symbol not defined: timemill_user_init
ld: 0711-319 WARNING: Exported symbol not defined: powrmill_user_init
ld: 0711-319 WARNING: Exported symbol not defined: iAreaCap
ld: 0711-319 WARNING: Exported symbol not defined: iDiffCap
ld: 0711-319 WARNING: Exported symbol not defined: iFringeCap
ld: 0711-319 WARNING: Exported symbol not defined: ilnit
ld: 0711-319 WARNING: Exported symbol not defined: m12cc
ld: 0711-319 WARNING: Exported symbol not defined; m12dw
ld: 0711-319 WARNING: Exported symbol not defined: epicUserControl
ld: 0711-319 WARNING: Exported symbol not defined: epicUserMain
ld: 0711-319 WARNING: Exported symbol not defined: epic mti if quit ack
ld: 0711-319 WARNING: Exported symbol not defined: if setup
ld: 0711-319 WARNING: Exported symbol not defined: epicState
ld: 0711-319 WARNING: Exported symbol not defined: shm put msa
ld: 0711-319 WARNING: Exported symbol not defined: put_msq
Using /afs/apd/func/vlsi/alliance00/timing/bsiu/batchz/pathmill/idcdsuc_mac/libCustom.o ...
Notice: License pathmill will expire on 4/30/99.
options:
pathmill -t -c epic.inp.final -p
/afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill:/afs/apd/func/vlsi/alliance00/local/cmos8s/cmo
```

s8s.pathmill.early -o pathmill.out -b 3 Simulator execution begins...

Notice: License pathmill/pfx will expire on 4/30/99.

Compiling "netlist"

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cb_mode_block.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/visi/alliance00/bscc8/prod/pathmill/spice/zljs_mode_block.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_invvn02.spi"——Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oPfet" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oNfet" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_invvn.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_lat_core_s.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cb_clk_32_1.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_32_1.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_core.spi"

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_se.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zljs_clk_clka.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv1·1e.spi" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oPfetLowVt" Compiling "/afs/apd/func/vlsi/alliance00/libraries/pathmill/ibmtech_models/pm_oNfetLowVt" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn12c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn09c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn01c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn15c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn13c.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv19b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn08c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn12d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv14c.spi"...
Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n12c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n02c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3v02c.spi"

Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v13c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_xbn2n01b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor3n03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa21n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa22n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_xbo2n01d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v13d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n04c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4n05d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao22n10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2x14b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3i11b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2g14e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v10b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_oa21n10e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_ao12n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n08c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv13b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2g12e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv13c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v14c.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2n06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor3v10e.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn16c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvv09c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3n05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2n05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nor2v11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2v11c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2g11b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3z10c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn07d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/zijs_lat_core_b.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nnd2n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nnd2n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn05c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_ao22n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_ao22n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn06d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn05d.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nnd3n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nnd3n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_nor2n06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_nor2n02.spi" Notice: License spice parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_ao21n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_ao21n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_invvn06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cl_oa21n07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cc_oa21n02.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd2f03c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd3z07c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_nnd4v06c.spi" Notice: License spice_parser will expire on 4/30/99.

Compiling "/afs/apd/func/vlsi/alliance00/bscc8/prod/pathmill/spice/cs_invvn01e.spi"

PathMill Version 5.1plus |
SN: P013098-AIX |
Copyright (c) 1997 Synopsys Inc., All Rights Reserved. |

Built by olevi in " PM_DEV " on Fri Jan 30 12:01:27 PST 1998

Enabling ibmgray model bulding code.

pic) (I=0.65u) is not in tech file

Warning: invalid command or arguments on line 69 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill. corners 10 1.45

Warning: invalid command or arguments on line 1920 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill. corners 10 1.45

Warning: invalid command or arguments on line 68 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early. corners -10 1.70

Warning: invalid command or arguments on line 1919 in file /afs/apd/func/vlsi/alliance00/local/cmos8s/cmos8s.pathmill.early.corners -10 1.70

Done building data structure CTE Pathmill post-processor: Determining clock nodes to ignore CTE Pathmill post-processor: Determining pattern files from configuration file WARNING:PathMill:0x20521001:Node gptr_scan_out does not exist in netlist WARNING:PathMill:0x20521001:Node gptr_scan_out does not exist in netlist WARNING:PathMill:0x20525001:source_node test_c1 is set to LOW WARNING:PathMill:0x20525001:source_node scan_in is set to LOW WARNING:PathMill:0x20521001:Node scan_in<0> does not exist in netlist WARNING:PathMill:0x20521001:Node scan_in<1> does not exist in netlist WARNING:PathMill:0x20521001:Node scan_in<2> does not exist in netlist WARNING:PathMill:0x20525001:source_node a_clk is set to LOW WARNING:PathMill:0x20525001:source_node b_clk is set to LOW WARNING:PathMill:0x20525001:source_node clkl_mode7 is set to HIGH WARNING:PathMill:0x20525001:source_node gptr_a_clk is set to LOW WARNING:PathMill:0x20525001:source_node gptr_b_clk is set to LOW WARNING:PathMill:0x20525001:source_node gptr_scan_in is set to LOW WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_P465.IBMtech_P(pf_epic) (I=0.55u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_P465.IBMtech_P(pf_epic) (I=0.55u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_N468.IBMtech_N(nf_epic) (I=0.55u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_core.X_N468.IBMtech_N(nf_epic) (I=0.55u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_P346.IBMtech_P(pf_e WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_P346.IBMtech_P(pf_e pic) (l=0.65u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_N344.IBMtech_N(nf_e pic) (l=0.65u) is not in tech file WARNING:PathMill:0x20551015:xslow_mode_clockblock.X_cb.X_scan_enable.X_N344.IBMtech_N(nf_e pic) (l=0.65u) is not in tech file

Working in timing verify mode - clock edge reference, turning on the transparent_mode

Unlimited transparency depth data_to_latch report is on latch_to_latch report is on gated_clock report is on pattern acac drv2000: 0 matched pattern invmux: 0 matched pattern buffer2: 0 matched pattern zljs_clk_core_padc1: 0 matched ==> ibm_gray: Opened the NT latch pattern list named: /afs/apd/func/vlsi/alliance00/libraries/pathmill/patterns/nt_latch_pattern_list pattern zljs_clk_32_1: 6 matched pattern zljs_clk_core: 6 matched pattern zljs_clk_corepar: 0 matched pattern zljs_clk_32_2: 0 matched pattern zljs_clk_core: 0 matched pattern zljs_clk_corepar: 0 matched pattern zljs_clk_32_3: 0 matched pattern zljs_clk_core3: 0 matched pattern zlis_clk_core3par: 0 matched pattern zljs_lat_core_a: 0 matched pattern zlis_lat_core_b: 83 matched pattern zljs_lat_core_c: 0 matched pattern tg: 42 matched pattern 4ns: 0 matched pattern 4ps: 9 matched pattern 2ns: 96 matched pattern 2ps: 714 matched pattern 2ns1a: 28 matched pattern 2ps1a: 104 matched pattern 2ns1: 32 matched pattern 2ps1: 32 matched pattern 2ns2: 118 matched pattern 2ps2: 40 matched pattern XN4: 0 matched pattern XR4: 0 matched pattern XN3: 0 matched pattern XR3: 0 matched pattern XN2: 0 matched pattern XN2B: 1 matched pattern XN2BGoofyExtract: 0 matched pattern XR2: 0 matched pattern XR2B: 1 matched build model name idcdsuc mac

Done reading setup file for build_model characterize.file

pattern zljs_mode_block: 0 matched pattern zljs_mode_block: 1 matched

Marking Inverters, Latches and RAM cells Finished Marking Inverters, Latches and RAM cells

Marking Transfer gates
Finished Marking Transfer gates

**Setting transistor Directions** 

The percentage of elements with direction set is (including bi-directional) 100.00%.

Clock Propagation Begins

Clock Propagation End

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr latch.X_mb.X_mode<4>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xgptr_latch.X_mb.X_mode<4>.l1_n

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr_latch.X_mb.X_mode<5>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr_latch.X_mb.X_mode<5>.l1_n

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr latch.X_mb.X_mode<6>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr_latch.X_mb.X_mode<6>.l1_n

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xqptr_latch.X_mb.X_mode<7>.l2

WARNING:PathMill:0x20522006:Found a latch node without a controlling clock xgptr_latch.X_mb.X_mode<7>.l1_n

*** start calculating MAX clock skew ***

start propagating clock information for node clkg stop propagating clock information from node clkg

start propagating clock information for node clkg2 stop propagating clock information from node clkg2

*** finished calculating MAX clock skew ***

*** start calculating MIN clock skew ***

start propagating clock information for node clkg stop propagating clock information from node clkg

start propagating clock information for node clkg2 stop propagating clock information from node clkg2

*** finished calculating MIN clock skew ***

Path Search Begins

*** start searching LONGEST paths ***

start searching for source node clkg WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n stop searching from source node clkg

start searching for source node clkg2 stop searching from source node clkg2

start searching for source node op_dsbl_after stop searching from source node op_dsbl_after

start searching for source node eu_iu_spare1 stop searching from source node eu_iu_spare1

start searching for source node second_op_lat stop searching from source node second_op_lat

start searching for source node mcr41_trap
stop searching from source node mcr41_trap

start searching for source node ifet_xcptn stop searching from source node ifet_xcptn

start searching for source node iu_eu_xcpt_pend stop searching from source node iu_eu_xcpt_pend

start searching for source node iq_blk_d1 stop searching from source node iq_blk_d1

start searching for source node dcd_op_44 stop searching from source node dcd_op_44

start searching for source node ru_write_in_iq stop searching from source node ru_write_in_iq

start searching for source node ru_iu_rcvy_rst stop searching from source node ru_iu_rcvy_rst

start searching for source node eu_iu_enter_slow_md stop searching from source node eu_iu_enter_slow_md

start searching for source node id_instr_stores stop searching from source node id_instr_stores

start searching for source node op_inq_stores
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2766.X_P1.IBMtech_P to node n1115
DC path exists through the following transistors from node: n1115 to vdd

xc2766.X_P2.IBMtech_P stop searching from source node op_inq_stores

start searching for source node iq_blk_aa stop searching from source node iq_blk_aa

start searching for source node aa_ofc_available stop searching from source node aa_ofc_available

start searching for source node eu_iu_mmode stop searching from source node eu_iu_mmode

start searching for source node eu_iu_mcset_e1 stop searching from source node eu_iu_mcset_e1

start searching for source node aa_ofc_hold stop searching from source node aa_ofc_hold

start searching for source node ru_98_43 stop searching from source node ru_98_43

start searching for source node srlz_op_match stop searching from source node srlz_op_match

start searching for source node first_op_lat stop searching from source node first_op_lat

start searching for source node zero_branches stop searching from source node zero_branches

start searching for source node dcd_mcr41_blk stop searching from source node dcd_mcr41_blk

start searching for source node xu_iu_xlat_busy stop searching from source node xu_iu_xlat_busy

start searching for source node du_iu_hold_aa_req stop searching from source node du_iu_hold_aa_req

start searching for source node eu_iu_fpu_end_op stop searching from source node eu_iu_fpu_end_op

start searching for source node eu_iu_misc_hold stop searching from source node eu_iu_misc_hold

start searching for source node op_cmp_raw stop searching from source node op_cmp_raw

start searching for source node op_dsbl_before stop searching from source node op_dsbl_before

start searching for source node op_drain stop searching from source node op_drain

start searching for source node eu_iu_fxu_end_op

stop searching from source node eu_iu_fxu_end_op

start searching for source node op_mcend_raw stop searching from source node op_mcend_raw

start searching for source node eu_iu_br_wrong WARNING:PathMill:0x20532001:

Can't simulate delay from tx xex_in_prog_reg_n_lat_0.X_gate.X_P1<0>.IBMtech_P to node xex_in_prog_reg_n_lat_0.X_core.l1_n

DC path exists through the following transistors from node: xex_in_prog_reg_n_lat_0.dn to vdd xex_in_prog_reg_n_lat_0.X_gate.X_P2<0>.IBMtech_P

stop searching from source node eu_iu_br_wrong

start searching for source node need_opnd_req stop searching from source node need_opnd_req

start searching for source node legal_bht_br stop searching from source node legal_bht_br

start searching for source node bht_branch_req stop searching from source node bht_branch_req

start searching for source node id_ex_in_mm stop searching from source node id_ex_in_mm

start searching for source node du_iu_quiesced stop searching from source node du_iu_quiesced

start searching for source node iu_op_cmp_hit_a stop searching from source node iu_op_cmp_hit_a

start searching for source node iu_op_cmp_hit_b stop searching from source node iu_op_cmp_hit_b

start searching for source node iu_op_cmp_hit_c stop searching from source node iu_op_cmp_hit_c

start searching for source node iu_op_cmp_hit_d stop searching from source node iu_op_cmp_hit_d

start searching for source node dcd_frc_milli stop searching from source node dcd_frc_milli

start searching for source node iq_empty stop searching from source node iq_empty

start searching for source node op_serialize stop searching from source node op_serialize

start searching for source node aa_agi_lat stop searching from source node aa_agi_lat

start searching for source node branch_request stop searching from source node branch_request

start searching for source node ru_9a_52 stop searching from source node ru_9a_52

start searching for source node bu_iu_quiesced stop searching from source node bu_iu_quiesced.

start searching for source node dcd_blk_dsucc stop searching from source node dcd_blk_dsucc

start searching for source node op_eim_dcd stop searching from source node op_eim_dcd

start searching for source node iqmcode_mod_390gr stop searching from source node iqmcode_mod_390gr

start searching for source node eu_iu_e1_exc_cond stop searching from source node eu_iu_e1_exc_cond

start searching for source node aa_ofc_block_req stop searching from source node aa_ofc_block_req

start searching for source node eu_iu_fpu_excpn stop searching from source node eu_iu_fpu_excpn

start searching for source node block_aa_branch stop searching from source node block_aa_branch

start searching for source node ru_iu_rq_blk stop searching from source node ru_iu_rq_blk

start searching for source node op_chkpt_synch stop searching from source node op_chkpt_synch

start searching for source node ireg_valid
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2752.X_P1.IBMtech_P to node n1415
DC path exists through the following transistors from node: n1415 to vdd
xc2752.X_P2.IBMtech_P
stop searching from source node ireg_valid

start searching for source node ru_9a_36 stop searching from source node ru_9a_36

start searching for source node three_branches stop searching from source node three_branches

start searching for source node bht_block_dcd stop searching from source node bht_block_dcd

start searching for source node ru_9a_20 stop searching from source node ru_9a_20

start searching for source node iu_eu_data_blocked stop searching from source node iu_eu_data_blocked

start searching for source node op_is_44 stop searching from source node op_is_44

start searching for source node inst_fetches stop searching from source node inst_fetches

start searching for source node eu_iu_fxu_exc_cond stop searching from source node eu_iu_fxu_exc_cond

start searching for source node ru_9a_04 stop searching from source node ru_9a_04

start searching for source node scan_enable stop searching from source node scan_enable

start searching for source node du_iu_store_status<0> stop searching from source node du_iu_store_status<0>

start searching for source node du_iu_store_status<1> stop searching from source node du_iu_store_status<1>

The second secon

start searching for source node du_iu_store_status<2> stop searching from source node du_iu_store_status<2>

start searching for source node eu_iu_srlz_op_actn<0> stop searching from source node eu_iu_srlz_op_actn<0>

start searching for source node eu_iu_srlz_op_actn<1> stop searching from source node eu_iu_srlz_op_actn<1>

start searching for source node ru_9a_0001<0> stop searching from source node ru_9a_0001<0>

start searching for source node ru_9a_0001<1> stop searching from source node ru_9a_0001<1>

start searching for source node ireg_0_1<0> stop searching from source node ireg_0_1<0>

start searching for source node ireg_0_1<1> stop searching from source node ireg_0_1<1>

start searching for source node num_dcd_cyl<0> stop searching from source node num_dcd_cyl<0>

start searching for source node num_dcd_cyl<1> stop searching from source node num_dcd_cyl<1>

start searching for source node ru_9a_3233<32> stop searching from source node ru_9a_3233<32>

start searching for source node ru_9a_3233<33> stop searching from source node ru_9a_3233<33>

start searching for source node eu_iu_interrupt_info<0> stop searching from source node eu_iu_interrupt_info<0>

start searching for source node eu_iu_interrupt_info<1> stop searching from source node eu_iu_interrupt_info<1>

start searching for source node eu_iu_interrupt_info<2> stop searching from source node eu_iu_interrupt_info<2>

start searching for source node eu_iu_interrupt_info<3> stop searching from source node eu_iu_interrupt_info<3>

start searching for source node ru_9a_1617<16> stop searching from source node ru_9a_1617<16>

start searching for source node ru_9a_1617<17> stop searching from source node ru_9a_1617<17>

start searching for source node eu_iu_srlz_op_encode<0> stop searching from source node eu_iu_srlz_op_encode<0>

start searching for source node eu_iu_srlz_op_encode<1> stop searching from source node eu_iu_srlz_op_encode<1>

start searching for source node eu_iu_srlz_op_encode<2> stop searching from source node eu_iu_srlz_op_encode<2>

start searching for source node eu_iu_srlz_op_encode<3> stop searching from source node eu_iu_srlz_op_encode<3>

start searching for source node eu_iu_srlz_op_encode<4> stop searching from source node eu_iu_srlz_op_encode<4>

start searching for source node eu_iu_srlz_op_encode<5> stop searching from source node eu_iu_srlz_op_encode<5>

start searching for source node eu_iu_srlz_op_encode<6> stop searching from source node eu_iu_srlz_op_encode<6>

start searching for source node eu_iu_srlz_op_encode<7> stop searching from source node eu_iu_srlz_op_encode<7>

start searching for source node eu_iu_srlz_op_encode<8> stop searching from source node eu_iu_srlz_op_encode<8>

start searching for source node eu_iu_srlz_op_encode<9> stop searching from source node eu_iu_srlz_op_encode<9>

start searching for source node eu_iu_srlz_op_encode<10>

stop searching from source node eu_iu_srlz_op_encode<10>

start searching for source node eu_iu_srlz_op_encode<11> stop searching from source node eu_iu_srlz_op_encode<11>

start searching for source node ru_9a_4849<48> stop searching from source node ru_9a_4849<48>

start searching for source node ru_9a_4849<49> stop searching from source node ru_9a_4849<49>

start searching for source node ireg_1631<22> stop searching from source node ireg_1631<22>

start searching for source node ireg_1631<23> stop searching from source node ireg_1631<23>

start searching for source node ireg_1631<24> stop searching from source node ireg_1631<24>

start searching for source node ireg_1631<25> stop searching from source node ireg_1631<25>

start searching for source node ireg_1631<26> stop searching from source node ireg_1631<26>

start searching for source node ireg_1631<27> stop searching from source node ireg_1631<27>

start searching for source node ireg_1631<28> stop searching from source node ireg_1631<28>

start searching for source node ireg_1631<29> stop searching from source node ireg_1631<29>

start searching for source node ireg_1631<30> stop searching from source node ireg_1631<30>

*** finished searching LONGEST paths ***

start searching for source node clkg
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_1.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_0.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_1.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n
WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx
xnum_dcd_reg_n_lat_1.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_1.X_core.l1_n

^{***} start searching SHORTEST paths ***

WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<0>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n WARNING:PathMill:0x20596001:side branch limit reduced to 0 to compute delay from tx xnum_dcd_reg_n_lat_0.X_gate.X_N4<1>.IBMtech_N to node xnum_dcd_reg_n_lat_0.X_core.l1_n stop searching from source node clkg

start searching for source node clkg2 stop searching from source node clkg2

start searching for source node op_dsbl_after stop searching from source node op_dsbl_after

start searching for source node eu_iu_spare1 stop searching from source node eu_iu_spare1

start searching for source node second_op_lat stop searching from source node second_op_lat

start searching for source node-mcr41_trap stop searching from source node mcr41_trap

start searching for source node ifet_xcptn stop searching from source node ifet_xcptn

start searching for source node iu_eu_xcpt_pend stop searching from source node iu_eu_xcpt_pend

start searching for source node iq_blk_d1 stop searching from source node iq_blk_d1

start searching for source node dcd_op_44 stop searching from source node dcd_op_44

start searching for source node ru_write_in_iq stop searching from source node ru_write_in_iq

start searching for source node ru_iu_rcvy_rst stop searching from source node ru_iu_rcvy_rst

start searching for source node eu_iu_enter_slow_md stop searching from source node eu_iu_enter_slow_md

start searching for source node id_instr_stores stop searching from source node id_instr_stores

start searching for source node op_inq_stores stop searching from source node op_inq_stores

start searching for source node iq_blk_aa stop searching from source node iq_blk_aa

start searching for source node aa_ofc_available stop searching from source node aa_ofc_available

start searching for source node eu_iu_mmode

stop searching from source node eu_iu_mmode

start searching for source node eu_iu_mcset_e1 stop searching from source node eu_iu_mcset_e1

start searching for source node aa_ofc_hold stop searching from source node aa_ofc_hold

start searching for source node ru_98_43 stop searching from source node ru_98_43

start searching for source node srlz_op_match stop searching from source node srlz_op_match

start searching for source node first_op_lat stop searching from source node first_op_lat

start searching for source node zero_branches stop searching from source node zero_branches

start searching for source node dcd_mcr41_blk stop searching from source node dcd_mcr41_blk

start searching for source node xu_iu_xlat_busy stop searching from source node xu_iu_xlat_busy

start searching for source node du_iu_hold_aa_req stop searching from source node du_iu_hold_aa_req

start searching for source node eu_iu_fpu_end_op stop searching from source node eu_iu_fpu_end_op

start searching for source node eu_iu_misc_hold stop searching from source node eu_iu_misc_hold

start searching for source node op_cmp_raw stop searching from source node op_cmp_raw

start searching for source node op_dsbl_before stop searching from source node op_dsbl_before

start searching for source node op_drain stop searching from source node op_drain

start searching for source node eu_iu_fxu_end_op stop searching from source node eu_iu_fxu_end_op

start searching for source node op_mcend_raw stop searching from source node op_mcend_raw

start searching for source node eu_iu_br_wrong WARNING:PathMill:0x20532001:

Can't simulate delay from tx xex_in_prog_reg_n_lat_0.X_gate.X_P1<0>.IBMtech_P to node xex_in_prog_reg_n_lat_0.X_core.l1_n

DC path exists through the following transistors from node: xex_in_prog_reg_n_lat_0.dn to vdd

xex_in_prog_reg_n_lat_0.X_gate.X_P2<0>.IBMtech_P_stop searching from source node eu_iu_br_wrong

start searching for source node need_opnd_req stop searching from source node need_opnd_req.

start searching for source node legal_bht_br stop searching from source node legal_bht_br

start searching for source node bht_branch_req stop searching from source node bht_branch_req

start searching for source node id_ex_in_mm stop searching from source node id_ex_in_mm

start searching for source node du_iu_quiesced stop searching from source node du_iu_quiesced

start searching for source node iu_op_cmp_hit_a stop searching from source node iu_op_cmp_hit_a

start searching for source node iu_op_cmp_hit_b stop searching from source node iu_op_cmp_hit_b

start searching for source node iu_op_cmp_hit_c stop searching from source node iu_op_cmp_hit_c

start searching for source node iu_op_cmp_hit_d stop searching from source node iu_op_cmp_hit_d

start searching for source node dcd_frc_milli stop searching from source node dcd_frc_milli

start searching for source node iq_empty stop searching from source node iq_empty

start searching for source node op_serialize stop searching from source node op_serialize

start searching for source node aa_agi_lat stop searching from source node aa_agi_lat

start searching for source node branch_request stop searching from source node branch_request

start searching for source node ru_9a_52 stop searching from source node ru_9a_52

start searching for source node bu_iu_quiesced stop searching from source node bu_iu_quiesced

start searching for source node dcd_blk_dsucc stop searching from source node dcd_blk_dsucc

start searching for source node op_eim_dcd

stop searching from source node op_eim_dcd

start searching for source node iqmcode_mod_390gr stop searching from source node iqmcode_mod_390gr

start searching for source node eu_iu_e1_exc_cond stop searching from source node eu_iu_e1_exc_cond

start searching for source node aa_ofc_block_req stop searching from source node aa_ofc_block_req

start searching for source node eu_iu_fpu_excpn stop searching from source node eu_iu_fpu_excpn

start searching for source node block_aa_branch stop searching from source node block_aa_branch

start searching for source node ru_iu_rq_blk stop searching from source node ru_iu_rq_blk

start searching for source node op_chkpt_synch stop searching from source node op_chkpt_synch

start searching for source node ireg_valid
WARNING:PathMill:0x20532001:
Can't simulate delay from tx xc2752.X_P1.IBMtech_P to node n1415
DC path exists through the following transistors from node: n1415 to vdd
xc2752.X_P2.IBMtech_P
stop searching from source node ireg_valid

start searching for source node ru_9a_36 stop searching from source node ru_9a_36

start searching for source node three_branches stop searching from source node three_branches

start searching for source node bht_block_dcd stop searching from source node bht_block_dcd

start searching for source node ru_9a_20 stop searching from source node ru_9a_20

start searching for source node iu_eu_data_blocked stop searching from source node iu_eu_data_blocked

start searching for source node op_is_44 stop searching from source node op_is_44

start searching for source node inst_fetches stop searching from source node inst_fetches

start searching for source node eu_iu_fxu_exc_cond stop searching from source node eu_iu_fxu_exc_cond

start searching for source node ru_9a_04

stop searching from source node ru_9a_04

start searching for source node scan_enable stop searching from source node scan_enable

start searching for source node du_iu_store_status<0> stop searching from source node du_iu_store_status<0>

start searching for source node du_iu_store_status<1> stop searching from source node du_iu_store_status<1>

start searching for source node du_iu_store_status<2> stop searching from source node du_iu_store_status<2>

start searching for source node eu_iu_srlz_op_actn<0> stop searching from source node eu_iu_srlz_op_actn<0>

start searching for source node eu_iu_srlz_op_actn<1> stop searching from source node eu_iu_srlz_op_actn<1>

start searching for source node ru_9a_0001<0> stop searching from source node ru_9a_0001<0>

start searching for source node ru_9a_0001<1> stop searching from source_node ru_9a_0001<1>

start searching for source node ireg_0_1<0> stop searching from source node ireg_0_1<0>

start searching for source node ireg_0_1<1> stop searching from source node ireg_0_1<1>

start searching for source node num_dcd_cyl<0> stop searching from source node num_dcd_cyl<0>

start searching for source node num_dcd_cyl<1> stop searching from source node num_dcd_cyl<1>

start searching for source node ru_9a_3233<32> stop searching from source node ru_9a_3233<32>

start searching for source node ru_9a_3233<33> stop searching from source node ru_9a_3233<33>

start searching for source node eu_iu_interrupt_info<0> stop searching from source node eu_iu_interrupt_info<0>

start searching for source node eu_iu_interrupt_info<1> stop searching from source node eu_iu_interrupt_info<1>

start searching for source node eu_iu_interrupt_info<2> stop searching from source node eu_iu_interrupt_info<2>

start searching for source node eu_iu_interrupt_info<3> stop searching from source node eu_iu_interrupt_info<3>

start searching for source node ru_9a_1617<16> stop searching from source node ru_9a_1617<16>

start searching for source node ru_9a_1617<17> stop searching from source node ru_9a_1617<17>

start searching for source node eu_iu_srlz_op_encode<0> stop searching from source node eu_iu_srlz_op_encode<0>

start searching for source node eu_iu_srlz_op_encode<1> stop searching from source node eu_iu_srlz_op_encode<1>

start searching for source node eu_iu_srlz_op_encode<2> stop searching from source node eu_iu_srlz_op_encode<2>

start searching for source node eu_iu_srlz_op_encode<3> stop searching from source node eu_iu_srlz_op_encode<3>

start searching for source node eu_iu_srlz_op_encode<4> stop searching from source node eu_iu_srlz_op_encode<4>

start searching for source node eu_iu_srlz_op_encode<5> stop searching from source node eu_iu_srlz_op_encode<5>

start searching for source node eu_iu_srlz_op_encode<6> stop searching from source node eu_iu_srlz_op_encode<6>

start searching for source node eu_iu_srlz_op_encode<7> stop searching from source node eu_iu_srlz_op_encode<7>

start searching for source node eu_iu_srlz_op_encode<8> stop searching from source node eu_iu_srlz_op_encode<8>

start searching for source node eu_iu_srlz_op_encode<9> stop searching from source node eu_iu_srlz_op_encode<9>

start searching for source node eu_iu_srlz_op_encode<10> stop searching from source node eu_iu_srlz_op_encode<10>

start searching for source node eu_iu_srlz_op_encode<11> stop searching from source node eu_iu_srlz_op_encode<11>

start searching for source node ru_9a_4849<48> stop searching from source node ru_9a_4849<48>

start searching for source node ru_9a_4849<49>

stop searching from source node ru_9a_4849<49>

start searching for source node ireg_1631<22> stop searching from source node ireg_1631<22>

start searching for source node ireg_1631<23> stop searching from source node ireg_1631<23>

start searching for source node ireg_1631<24> stop searching from source node ireg_1631<24>

start searching for source node ireg_1631<25> stop searching from source node ireg_1631<25>

start searching for source node ireg_1631<26> stop searching from source node ireg_1631<26>

start searching for source node ireg_1631<27> stop searching from source node ireg_1631<27>

start searching for source node ireg_1631<28> stop searching from source node ireg_1631<28>

start searching for source node ireg_1631<29> stop searching from source node ireg_1631<29>

start searching for source node ireg_1631<30> stop searching from source node ireg_1631<30>

- *** finished searching SHORTEST paths ***
- *** Critical Paths Search Completed. ***
- *** Printing Reports. ***

A total of 2000 timing errors were reported in pathmill.err A total of 200 critical paths were reported in pathmill.out

## NODES WITH LARGE SLOPE

NODE <-> slowest slope <-> node causing this transition

eu_iu_fxu_exc_cond	0.487 F	<null></null>	
du_iu_quiesced	0.422 F	<null></null>	
eu_iu_mmode	0.407 F	<null></null>	
eu_iu_fpu_end_op	0.423 R	<null></null>	
du_iu_hold_aa_req	0.53 F	<null></null>	
eu_iu_enter_slow_md	0.44 R	<null></null>	
eu_iu_misc_hold	0.415 R	<null></null>	
eu_iu_srlz_op_encode<11>		0.625 F	<null></null>
eu iu srlz on actn<0>	0.467 F	<null></null>	

^{***}Node Slopes

eu_iu_srlz_op_actn<1>	0.426 F		<null></null>	
eu_iu_srlz_op_encode<5>		0.466 F		<null></null>
eu_iu_srlz_op_encode<4>		0.507 R		<null></null>
eu_iu_srlz_op_encode<6>		0.442 R		<null></null>
eu_iu_srlz_op_encode<7>		0.497 R		<null></null>
eu_iu_srlz_op_encode<8>		0.458 F		<null></null>
eu_iu_srlz_op_encode<9>		0.403 R		<null></null>
eu_iu_srlz_op_encode<2>		0.525 F		<null></null>
eu_iu_srlz_op_encode<1>		0.5 R		<null></null>
eu_iu_srlz_op_encode<0>		0.501 F		<null></null>
du_iu_store_status<2>	0.625 F		<null></null>	
***End Node Slopes				
==> ibm_gray: Starting generation				
==> ibm_gray: Writing output me	-	: idcdsuc_ma	c.ibmgray.log	<b>]</b>
==> ibm grav: Program finished	, now exiting.			

```
า 04/23/98
==> ibm_gray: Starting generation of PathMill IBMgray file.
==> ibm_gray: Program log file generated by ibm_gray program Version 04/23/98
==> ibm_gray: Program run on: Sun Apr 18 22:23:03 1999
==> ibm_gray: Pathmill version: PATHMILL PM_DEV
==> ibm_gray: No latches were flagged as NON-TRANSPARENT by the PathMill patterns!
```

==> ibm_gray: Data Gathering Phase ....

==> ibm_gray: Storing list of dynamic nodes, latches, and clock gates...

==> ibm_gray: Total number of dangling nodes found: 0

==> ibm_gray: Gathering data on clock tree nodes...

==> ibm_gray: Gathering data on model segments and nodes... ==> ibm_gray: Writing out the data into file: idcdsuc_mac.ibmgray ...

==> ibm_gray: Number of PIS found: ==> ibm_gray: Number of POS found: ==> ibm_gray: Number of LATCHS found: ==> ibm gray: Number of NON-TRANS LATCHS found: 0

==> ibm gray: Number of DYNAMIC CIRCUITS found: 0 ==> ibm_gray: Number of CLOCK GATES found: ==> ibm_gray: Number of GLOBAL CLK SEGS found: 0

==> ibm_gray: Number of OTHER PROP SEGS found: 0

==> ibm_gray: Program finished, now exiting.

CTE Pathmill post-processor: Determining quality record from configuration file CTE Pathmill post-processor: Determining clock information from pathmill data CTE Pathmill post-processor: Determining worst internal setup and hold slacks

Start writing model file idcdsuc_mac.c Finished writing model file

*** Finished Printing Reports. ***

*Info* Pathmill path search finished with a return code of: 0 laceyl: Message sent This file is not changed; compression does not save space. feedback directory is defaulted to /afs/apd/func/vlsi/alliance00/timing/bsiu/actual/ WARNING no pis record for aa_blk_dcd_prtlR, using default WARNING no pis record for aa_blk_dcd_prtIF, using default WARNING no pis record for bht_block_dcdR, using default WARNING no pis record for bht_block_dcdF, using default WARNING no pos record for iu_slow_mode_t1R, using default WARNING no eta record for iu_slow_mode_t1R, using default WARNING no pos record for iu_slow_mode_t1F, using default WARNING no eta record for iu_slow_mode_t1F, using default WARNING no pos record for iu_reset_op_c_t1R, using default WARNING no eta record for iu_reset_op_c_t1R, using default WARNING no pos record for iu_reset_op_c_t1F, using default WARNING no eta record for iu_reset_op_c_t1F, using default WARNING no eta record for iu milli_mode_t2R, using default WARNING no eta record for iu_milli_mode_t2F, using default WARNING no pos record for iu_reset_op_c_t1R, using default WARNING no pos record for iu_reset_op_c_t1F, using default WARNING no pos record for iu_slow_mode_t1R, using default WARNING no pos record for iu_slow_mode_t1F, using default WARNING no eta record for idcdsuc_errR, using default WARNING no eta record for idcdsuc errF, using default WARNING no pos record for iu_reset_op_c_t1R, using default WARNING no pos record for iu reset op c t1F, using default WARNING no pos record for iu_reset_op_c_t1R, using default

WARNING no pos record for iu_reset_op_c_t1F, using default

Be it known that in connection with my accompanying affidavit and log file appended to an affidavit of Yau-Hing Chan, I, Lisa Bryant Lacey, retrieved the following lines of information, to help clarify. I added a comment in the log "*****POU92000-0107US1**** code invocation" that should the reader of these pages.

*****POU92000-0107US1***** code invocation [tc_parm]: [set_benefit_per_unit_cost]: calculated margin is 6.090000 > critical repower (SCORE (ALL), REPOWER_GROUP (TAPERED), TAPER... critical ( repower (SCORE (ALL), REPOWER_GROUP (TAPERED), TAPERED_PIN_SWAP) ); -1865.06 Avg: -167.73 maximum area for proto box IDCDSUC is 4606 repower: setting SCORE option to ALL. repower: setting TAPERED_PIN_SWAP option.

Also, to document the date, note that the log maintains the date when run

*****POU92000-0107US1***** code invocation date Sun Apr 18 21:58:17 1999

Part : IDCDSUC

Sworn to an subscribed before me, this  $\frac{23}{}$ 

day of February, 2005

At Poughkeepsie, New York.

Sandra Kilmer, Notary Public, Dutchess County, New

LYN

SANDRA LYN KILMER Notary Fullic, State of New York No. 5562885

**Qualified in Dutchess County** Commission Expires 10. 6

## This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
$\square$ reference(s) or exhibit(s) submitted are poor quality

## IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

his Page Blank (uspic)